Program Algebra for Random Access Machine Programs

Middelburg, C.A.

DOI
10.7561/SACS.2022.2.285

Publication date
2022

Document Version
Final published version

Published in
Scientific Annals of Computer Science

License
CC BY

Citation for published version (APA):

General rights
It is not permitted to download or to forward/distribute the text or part of it without the consent of the author(s) and/or copyright holder(s), other than for strictly personal, individual use, unless the work is under an open content license (like Creative Commons).

Disclaimer/Complaints regulations
If you believe that digital publication of certain material infringes any of your rights or (privacy) interests, please let the Library know, stating your reasons. In case of a legitimate complaint, the Library will make the material inaccessible and/or remove it from the website. Please Ask the Library: https://uba.uva.nl/en/contact, or a letter to: Library of the University of Amsterdam, Secretariat, Singel 425, 1012 WP Amsterdam, The Netherlands. You will be contacted as soon as possible.
Program Algebra for Random Access Machine Programs

C.A. MIDDELBURG

Abstract

This paper presents an algebraic theory of instruction sequences with instructions for a random access machine (RAM) as basic instructions, the behaviours produced by the instruction sequences concerned under execution, and the interaction between such behaviours and RAM memories. This theory provides a setting for the development of theory in areas such as computational complexity and analysis of algorithms that distinguishes itself by offering the possibility of equational reasoning to establish whether an instruction sequence computes a given function and being more general than the setting provided by any known version of the RAM model of computation. In this setting, a semi-realistic version of the RAM model of computation and a bit-oriented time complexity measure for this version are introduced. Under the time measure concerned, semi-realistic RAMs can be simulated by multi-tape Turing machines with quadratic time overhead.

Keywords: program algebra, thread algebra, random access machine, semi-realistic RAM program, bit-oriented time complexity.

This work is licensed under the Creative Commons Attribution-NoDerivatives 4.0 International License

1Informatics Institute, Faculty of Science, University of Amsterdam, Science Park 900, 1098 XH Amsterdam, the Netherlands, email: C.A.Middelburg@uva.nl.
1 Introduction

This paper introduces an algebraic theory which provides a setting for the development of theory in areas such as computational complexity and analysis of algorithms that elaborates on a version of the random access machine (RAM) model of computation. The setting in question distinguishes itself by offering the possibility of equational reasoning to establish whether an instruction sequence computes a given function, and by being more general than the setting provided by any known version of the RAM model of computation. Many known and unknown versions of this model of computation can be dealt with by imposing apposite restrictions. We expect that the generality is conducive to the investigation of novel issues in the areas of computational complexity and analysis of algorithms. This expectation is based on our experience with a comparable algebraic theory of instruction sequences, where instructions operate on Boolean registers, in previous work (see [8, 9, 10, 11, 12, 15]).

This paper belongs to a line of research that started with [4], and of which an enumeration is available at [25]. The first objective of this line of research is to understand the concept of a program. The notion of an instruction sequence appears in the work in question as a mathematical abstraction for which the rationale is based on this objective. The structure of the mathematical abstraction at issue has been determined in advance with the hope of applying it in diverse circumstances where in each case the fit may be less than perfect. Until now, this work has, among other things, yielded an approach to computational complexity where program size is used as complexity measure, a contribution to the conceptual analysis of the notion of an algorithm, and new insights into such diverse issues as the halting problem, garbage collection, program parallelization for the purpose of explicit multi-threading, and virus detection.

The basis of all the work in question (see [25]) is the combination of an algebraic theory of single-pass instruction sequences, called program algebra, and an algebraic theory of mathematical objects that represent the behaviours produced by such instruction sequences under execution, called basic thread algebra, extended to deal with the interaction between such behaviours and components of an execution environment for instruction sequences. This combination is parameterized by a set of basic instructions and a set of mathematical objects that represent the execution environment components.

The current paper contains a simplified presentation of the instantiation of this combination in which RAM memories are taken as the components
of an execution environment, instructions for a RAM are taken as basic instructions, and an execution environment consists of only one component. Because we opt for the most general instantiation, all instructions that do not read out or alter more than one register from the RAM memory are taken as basic instructions. Both known and unknown versions of the RAM model of computation can be dealt with by restriction on the set of basic instructions. We expect that by this set-up the presented instantiation can be useful to rigorous investigations of novel issues relating to computational complexity and analysis of algorithms.

Program algebra and basic thread algebra were first presented in [4].\(^2\) The extension of basic thread algebra referred to above, an extension to deal with the interaction between the behaviours produced by instruction sequences under execution and components of an execution environment, was first presented in [6]. The presentation of the extension is rather involved because it is parameterized and owing to this covers a generic set of basic instructions and a generic set of objects that represent execution environment components. In the current paper, a much less involved presentation is obtained by considering only the case where execution environment components are RAM memories, basic instructions are instructions for a RAM, and an execution environment consists of only one component.

After the presentation in question, we make precise in the setting of the presented theory what it means that a given instruction sequence computes a given partial function on bit strings, show that a relatively unknown, but more or less realistic, version of the RAM model of computation can be dealt with in this setting by imposing appropriate restrictions, and introduce for this model an alternative to the usual time measures for versions of the RAM model. Under the alternative time measure, RAMs from the version of the RAM model concerned can be simulated by multi-tape Turing machines with quadratic time overhead. Moreover, under a usual space measure for versions of the RAM model, RAMs from this version of the RAM model can be simulated by multi-tape Turing machines with constant-factor space overhead.

With the instruction set of the version of the RAM model of computation dealt with in this paper, a fairly realistic idealization of a real computer is obtained. The introduced alternative to the usual time measures for versions of the RAM model has its origin in the simple idea that the time that it takes

\(^2\)In that paper and the first subsequent papers, basic thread algebra was introduced under the name basic polarized process algebra.
to execute an instruction from this instruction set should be based on the number of steps that a multi-tape Turing machine with input alphabet \{0, 1\} needs to simulate the instruction. It is to be expected that its instruction set makes the version of the RAM model dealt with in this paper very practical to the expression and analysis of many algorithms.

This paper is organized as follows. First, a survey is given of program algebra, basic thread algebra, and an extension of their combination that makes precise which behaviours are produced by instruction sequences under execution (Sections 2, 3, and 4). Next, the surveyed theory is instantiated and extended to handle interaction between instruction sequences (with instructions for a RAM) under execution and the memory of a RAM (Sections 5 and 6). Then, in the setting of the resulting theory, it is made precise what it means that a given instruction sequence computes a given partial function (Section 7) and a more or less realistic version of the RAM model of computation is described (Sections 8, 9, and 10). After that, a new time measure and a known space measure for this model of computation are introduced (Sections 11 and 12) and the former measure is discussed (Section 13). Finally, some concluding remarks are made (Section 14).

In this paper, some familiarity with algebraic specification, computability, and computational complexity is assumed. The relevant notions are explained in many handbook chapters and textbooks, e.g. [21, 29, 33] for the relevant notions concerning algebraic specification and [1, 26, 28] for the relevant notions concerning computability and computational complexity.

Sections 2–4, i.e. the preliminary sections of this paper, are largely shortened versions of Sections 2–4 of [13], which, in turn, draw from the preliminary sections of several earlier papers.

## 2 Program Algebra

This section presents a survey of program algebra (PGA). A program is perceived in PGA as a single-pass instruction sequence, i.e. a possibly infinite sequence of instructions of which each instruction is executed at most once and can be dropped after it has been executed or jumped over.

It is assumed that a fixed but arbitrary set \(\mathcal{A}\) of basic instructions has been given. \(\mathcal{A}\) is the basis for the set of instructions that may occur in instruction sequences. The intuition is that the execution of a basic instruction may modify a state and must produce the value 0 or 1 as reply at its completion. The produced reply may be state-dependent. In applications
of PGA, the instructions taken as basic instructions vary from instructions
relating to Boolean registers to machine language instructions of actual
computers.

The set of instructions of which the instruction sequences are composed
is the set that consists of the following elements:

- for each $a \in A$, a plain basic instruction $a$;
- for each $a \in A$, a positive test instruction $+a$;
- for each $a \in A$, a negative test instruction $-a$;
- for each $l \in \mathbb{N}$, a forward jump instruction $\#l$;
- a termination instruction $!$.

We write $I$ for this set. The elements from this set are called primitive
instructions.

On execution of an instruction sequence, the primitive instructions of
which it is composed have the following effects:

- the effect of a positive test instruction $+a$ is that basic instruction $a$ is
  executed and execution proceeds with the next primitive instruction if
  the produced reply is 1 and otherwise the next primitive instruction is
  skipped and execution proceeds with the primitive instruction following
  the skipped one — inaction occurs if there is no primitive instruction
  to proceed with;

- the effect of a negative test instruction $-a$ is the same as the effect of
  $+a$, but with the role of the produced reply reversed;

- the effect of a plain basic instruction $a$ is the same as the effect of $+a$,
  but execution always proceeds as if the produced reply is 1;

- the effect of a forward jump instruction $\#l$ is that execution proceeds
  with the $l$th next primitive instruction — inaction occurs if $l$ equals 0
  or there is no primitive instruction to proceed with;

- the effect of the termination instruction $!$ is that execution terminates.

The phrase “inaction occurs” indicates that no more basic instructions are
executed, but execution does not terminate.

PGA has one sort: the sort $IS$ of instruction sequences. To build terms
of sort $IS$, PGA has the following constants and operators:
for each $u \in I$, the instruction constant $u : \rightarrow IS$;

- the binary concatenation operator $\cdot : IS \times IS \rightarrow IS$;

- the unary repetition operator $\cdot^\omega : IS \rightarrow IS$.

Terms of sort $IS$ are built as usual in the one-sorted case. We assume that there are infinitely many variables of sort $IS$, including $X, Y, Z$. We use infix notation for concatenation and postfix notation for repetition.

A PGA term in which the repetition operator does not occur is called a repetition-free PGA term.

One way of thinking about closed PGA terms is that they represent non-empty, possibly infinite sequences of primitive instructions with finitely many distinct suffixes. Let $t$ and $t'$ be closed PGA terms representing instruction sequences $s$ and $s'$. Then the operators of PGA can be explained as follows:

- $t \cdot t'$ represents the concatenation of $s$ and $s'$;

- $t^\omega$ represents $s$ concatenated infinitely many times with itself.

The axioms of PGA are given in Table 1. In this table, $u, u_1, \ldots, u_k$ and $v_1, \ldots, v_{k+1}$ stand for arbitrary primitive instructions from $I$, $k, k'$, and $l$ stand for arbitrary natural numbers from $\mathbb{N}$, and $n$ stands for an arbitrary natural number from $\mathbb{N}_1$.\(^3\) For each $n \in \mathbb{N}_1$, the term $t^n$, where $t$ is a PGA term, is defined by induction on $n$ as follows: $t^1 = t$, and $t^{n+1} = t \cdot t^n$.

<table>
<thead>
<tr>
<th>Table 1: Axioms of PGA</th>
</tr>
</thead>
<tbody>
<tr>
<td>$(X ; Y) \cdot Z = X ; (Y ; Z)$</td>
</tr>
<tr>
<td>$(X^n)^\omega = X^\omega$</td>
</tr>
<tr>
<td>$X^\omega ; Y = X^\omega$</td>
</tr>
<tr>
<td>$(X ; Y)^\omega = X ; (Y ; X)^\omega$</td>
</tr>
<tr>
<td>$#k+1 ; u_1 ; \ldots ; u_k ; #0 = #0 ; u_1 ; \ldots ; u_k ; #0$</td>
</tr>
<tr>
<td>$#k+1 ; u_1 ; \ldots ; u_k ; #l = #l+k+1 ; u_1 ; \ldots ; u_k ; #l$</td>
</tr>
<tr>
<td>$\left(#l+k+1 ; u_1 ; \ldots ; u_k \right)^\omega = \left(#l+u_1 ; \ldots ; u_k \right)^\omega$</td>
</tr>
<tr>
<td>$#l+k+k' + 2 ; u_1 ; \ldots ; u_k ; (v_1 ; \ldots ; v_{k+1})^\omega =$</td>
</tr>
<tr>
<td>$#l+k+1 ; u_1 ; \ldots ; u_k ; (v_1 ; \ldots ; v_{k+1})^\omega$</td>
</tr>
</tbody>
</table>

\(^3\)We write $\mathbb{N}_1$ for the set $\{n \in \mathbb{N} \mid n \geq 1\}$ of positive natural numbers.
Let \( t \) and \( t' \) be closed PGA terms. Then \( t = t' \) is derivable from the axioms of PGA iff \( t \) and \( t' \) represent the same instruction sequence after changing all chained jumps into single jumps (which corresponds to applying axioms PGA5 and PGA6) and making all jumps as short as possible (which corresponds to applying axioms PGA7 and PGA8). Moreover, \( t = t' \) is derivable from PGA1–PGA4 iff \( t \) and \( t' \) represent the same instruction sequence.

The informal explanation of closed PGA terms as sequences of primitive instructions given above can be looked upon as a sketch of the intended model of axioms PGA1–PGA4. This model, which is described in detail in, for example, [7], is an initial model of axioms PGA1–PGA4. Henceforth, the instruction sequences of the kind considered in PGA are called PGA instruction sequences.

3 Basic Thread Algebra for Finite and Infinite Threads

In this section, we introduce basic thread algebra (BTA) and an extension of BTA that reflects the idea that infinite threads are identical if their approximations up to any finite depth are identical.

BTA is concerned with mathematical objects that model in a direct way the behaviours produced by PGA instruction sequences under execution. The objects in question are called threads. A thread models a behaviour that consists of performing basic actions in a sequential fashion. Upon performing a basic action, a reply from an execution environment determines how the behaviour proceeds subsequently. The possible replies are the values 0 and 1.

The basic instructions from \( A \) are taken as basic actions. Besides, \( \text{tau} \) is taken as a special basic action. It is assumed that \( \text{tau} \notin A \). We write \( A_{\text{tau}} \) for \( A \cup \{ \text{tau} \} \).

BTA has one sort: the sort \( T \) of threads. To build terms of sort \( T \), BTA has the following constants and operators:

- the \textit{inaction} constant \( D : \rightarrow T \);
- the \textit{termination} constant \( S : \rightarrow T \);
- for each \( \alpha \in A_{\text{tau}} \), the binary \textit{postconditional composition} operator \( - \triangleleft \alpha \triangleright - : T \times T \rightarrow T \).

Terms of sort \( T \) are built as usual in the one-sorted case. We assume that there are infinitely many variables of sort \( T \), including \( x, y, z \). We use infix
notation for postconditional composition. We introduce basic action prefixing as an abbreviation: \( \alpha \circ t \), where \( \alpha \in A_{\tau} \) and \( t \) is a BTA term, abbreviates \( t \preceq \alpha \succeq t \). We treat an expression of the form \( \alpha \circ t \) and the BTA term that it abbreviates as syntactically the same.

Closed BTA terms are considered to represent threads. The constants of BTA can be explained as follows:

- \( D \) represents the thread that models inactive behaviour, i.e. the behaviour that performs no more basic actions and does not terminate either;

- \( S \) represents the thread that models the behaviour that does nothing else but terminate.

Let \( t \) and \( t' \) be closed BTA terms representing threads \( r \) and \( r' \). Then the operators of PGA can be explained as follows:

- \( t \preceq \alpha \succeq t' \) represents the thread that models the behaviour that first performs \( \alpha \) and then proceeds as the behaviour modeled by \( r \) if the reply from the execution environment is 1 and otherwise proceeds as the behaviour modeled by \( r' \).

BTA has only one axiom. This axiom is given in Table 2. It tells us that performing \( \tau \), which is considered performing an internal action, always leads to the reply 1.

<table>
<thead>
<tr>
<th>Table 2: Axiom of BTA</th>
</tr>
</thead>
<tbody>
<tr>
<td>( x \preceq \tau \succeq y = \tau \circ x )</td>
</tr>
</tbody>
</table>

Each closed BTA term represents a finite thread, i.e. a thread with a finite upper bound to the number of basic actions that it can perform. Infinite threads, i.e. threads without such a finite upper bound, can be defined by means of a set of recursion equations, i.e. a set \( \{ x_i = t_i \mid i \in I \} \), where \( I \) is an index set, each \( x_i \) is a variable of sort \( T \), each \( t_i \) is a BTA term in which only variables from \( \{ x_i \mid i \in I \} \) occur, and \( x_i \neq x_j \) for all \( i, j \in I \) with \( i \neq j \). A regular thread is a finite or infinite thread that can be defined by means of a finite set of recursion equations. The behaviours produced by PGA instruction sequences under execution are exactly the behaviours modeled by regular threads.

Two infinite threads are considered identical if their approximations up to any finite depth are identical. The approximation up to depth \( n \) of a
thread models the behaviour that differs from the behaviour modeled by the thread in that it will become inactive after it has performed \( n \) actions unless it would terminate at this point. The approximation induction principle (AIP) is a conditional equation that formalizes the above-mentioned view on infinite threads. In AIP, the approximation up to depth \( n \) is phrased in terms of the unary projection operator \( \pi_n: T \rightarrow T \).

The axioms for the projection operators and AIP are given in Table 3. In this table, \( \alpha \) stands for an arbitrary basic action from \( A_{\tau} \) and \( n \) stands for an arbitrary natural number from \( N \). We write \( \text{BTA}^\infty \) for BTA extended with the projection operators, the axioms for the projection operators, and AIP.

**Table 3: Axioms for the projection operators and AIP**

\[
\begin{align*}
\pi_0(x) &= D & \text{PR1} \\
\pi_{n+1}(D) &= D & \text{PR2} \\
\pi_{n+1}(S) &= S & \text{PR3} \\
\pi_{n+1}(x \leq \alpha \geq y) &= \pi_n(x) \leq \alpha \geq \pi_n(y) & \text{PR4} \\
\bigwedge_{n \geq 0} \pi_n(x) = \pi_n(y) \Rightarrow x = y & \text{AIP}
\end{align*}
\]

Because we have to deal with conditional equational formulas with a countably infinite number of premises in \( \text{BTA}^\infty \), it is understood that infinitary conditional equational logic is used in deriving equations from the axioms of \( \text{BTA}^\infty \). A complete inference system for infinitary conditional equational logic can be found in [3, 32, 22].

The depth of a finite thread is the maximum number of basic actions that it can perform before it terminates or becomes inactive. We define the function \( \text{depth} \) that assigns to each closed BTA term the depth of the finite thread that it represents recursively as follows:

\[
\begin{align*}
\text{depth}(S) &= 0 \\
\text{depth}(D) &= 0 \\
\text{depth}(t \leq \alpha \geq t') &= \max\{\text{depth}(t), \text{depth}(t')\} + 1.
\end{align*}
\]

### 4 Thread Extraction from Instruction Sequences

In this section, we make precise in the setting of \( \text{BTA}^\infty \) which behaviours are produced by PGA instruction sequences under execution.
To make precise which behaviours are produced by PGA instruction sequences under execution, we introduce an operator $\mid \_ \mid$. For each closed PGA term $t$, $\mid t \mid$ represents the thread that models the behaviour produced by the instruction sequence represented by $t$ under execution.

Formally, we combine PGA with BTA$^\infty$ and extend the combination with the thread extraction operator $\mid \_ \mid : \text{IS} \rightarrow \text{T}$ and the axioms given in Table 4. In this table, $a$ stands for an arbitrary basic instruction from $\mathcal{A}$, $u$ stands for an arbitrary primitive instruction from $\mathcal{I}$, and $l$ stands for an arbitrary natural number from $\mathbb{N}$. We write PGA/BTA$^\infty$ for the combination of PGA and BTA$^\infty$ extended with the thread extraction operator and the axioms for the thread extraction operator.

<table>
<thead>
<tr>
<th>Axiom</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\mid a \mid = a \circ D$</td>
<td>TE1 $\mid #l = D$</td>
</tr>
<tr>
<td>$\mid a \circ X \mid = a \circ \mid X \mid$</td>
<td>TE2 $\mid #0 \circ X \mid = D$</td>
</tr>
<tr>
<td>$\mid +a \circ X \mid = \mid X \mid \leq a \geq \mid #2 \circ X \mid$</td>
<td>TE3 $\mid #1 \circ X \mid = \mid X \mid$</td>
</tr>
<tr>
<td>$\mid -a \circ X \mid = \mid #2 \circ X \mid \leq a \geq \mid X \mid$</td>
<td>TE4 $\mid #l + 2 \circ u \mid = D$</td>
</tr>
<tr>
<td>$\mid ! \mid = S$</td>
<td>TE12 $\mid ! \mid = S$</td>
</tr>
<tr>
<td>$\mid ; X \mid = S$</td>
<td>TE13 $\mid ; X \mid = S$</td>
</tr>
</tbody>
</table>

As mentioned in Section 2, on execution of an instruction sequence, inaction occurs if there is no primitive instruction to proceed with. That is why $D$ occurs in axioms TE1, TE3, TE5, TE7, and TE10.

If a closed PGA term $t$ represents an infinite instruction sequence, then we can extract the approximations of the thread modeling the behaviour produced by that instruction sequence under execution up to every finite depth: for each $n \in \mathbb{N}$, there exists a closed BTA term $t''$ such that $\pi_n(\mid t \mid) = t''$ is derivable from axioms PGA1–PGA8, PR1–PR4, and TE1–TE13. If closed PGA terms $t$ and $t'$ represent infinite instruction sequences that produce the same behaviour under execution, then this can be proved using the following instance of AIP: $\bigwedge_{n \geq 0} \pi_n(\mid t \mid) = \pi_n(\mid t' \mid) \implies \mid t \mid = \mid t' \mid$.

If a closed PGA term $t$ represents an instruction sequence that starts with an infinite chain of forward jumps, then TE9 and TE11 can be applied to $\mid t \mid$ infinitely often without ever showing that a basic action is performed. In this case, we have to do with inaction and, being consistent with that, $\mid t \mid = D$ is derivable from axioms PGA1–PGA8, PR1–PR4, AIP, and TE1–TE13. By contrast, $\mid t \mid = D$ is not derivable from axioms PGA1–PGA4,
PR1–PR4, AIP, and TE1–TE13. However, if closed PGA terms \( t \) and \( t' \) represent instruction sequences in which no infinite chains of forward jumps occur, then \( t = t' \) is derivable from the axioms of PGA only if \( |t| = |t'| \) is derivable from PGA1–PGA4, PR1–PR4, AIP, and TE1–TE13.

The following proposition, proved in [7], puts the expressiveness of PGA in terms of producible behaviours.

**Proposition 1** Let \( \mathcal{M} \) be a model of PGA/BTA\(^∞\). Then, for each element \( r \) from the domain associated with the sort \( T \) in \( \mathcal{M} \), there exists a closed PGA term \( t \) such that the interpretation of \( |t| \) in \( \mathcal{M} \) is \( r \) iff \( r \) can be defined by means of a finite set of recursion equations.

PGA instruction sequences are behaviourally equivalent if they produce the same behaviour under execution. Instruction sequences are behaviourally congruent if they produce the same behaviour irrespective of the way they are entered and the way they are left during execution (see also [4, 7]).

## 5 Basic Instructions for Random Access Machines

PGA instruction sequences under execution may interact with components of their execution environment. The execution environment components vary from one application of PGA to another. In this section, we consider basic instruction for the case where the execution environment components are memories of RAMs.

The memory of a RAM consists of a countably infinite number of registers which are numbered by natural numbers. Each register is capable of containing a bit string of arbitrary length. The contents of the registers constitute the state of the memory.

A **RAM memory state** is a function \( \sigma : \mathbb{N} \rightarrow \{0, 1\}^* \) that satisfies the condition that there exists a \( i \in \mathbb{N} \) such that, for all \( j \in \mathbb{N} \), \( \sigma(i + j) = \epsilon \).

We write \( \Sigma_{\text{rm}} \) for the set of all RAM memory states, and we write \( \sigma_e \) for the unique \( \sigma \in \Sigma_{\text{rm}} \) such that \( \sigma(i) = \epsilon \) for all \( i \in \mathbb{N} \).

Let \( \sigma \) be a RAM memory state. Then, for all \( i \in \mathbb{N} \), \( \sigma(i) \) is the content of the register with number \( i \) in memory state \( \sigma \). The condition expresses that the part of the memory that is actually in use remains finite.

Henceforth, we will use the notation \( (\sigma : i_1 \mapsto w_1, \ldots, i_n \mapsto w_n) \). For each \( \sigma : \mathbb{N} \rightarrow \{0, 1\}^* \), \( i_1, \ldots, i_n \in \mathbb{N} \), and \( w_1, \ldots, w_n \in \{0, 1\}^* \), \( (\sigma : i_1 \mapsto w_1, \ldots, i_n \mapsto w_n) \)

\[^4]\text{We write } \epsilon \text{ for the empty bit string.}
is the function $\sigma': \mathbb{N} \to \{0, 1\}^*$ defined as follows: $\sigma'(i_1) = w_1, \ldots, \sigma'(i_n) = w_n$, and, for all $j \in \mathbb{N}$ with $j \notin \{i_1, \ldots, i_n\}$, $\sigma'(j) = \sigma(j)$.

The execution of an instruction by a RAM may change the memory state of the RAM and must produce the value 0 or 1 as reply.

The set of basic instructions used in this case consists of a basic RAM instruction $p/q$ for each $p: \Sigma_{rm} \to \{0, 1\}$ and $q: \Sigma_{rm} \to \Sigma_{rm}$ that satisfy the following conditions (which are explained below) for all $\sigma \in \Sigma_{rm}$:

(a) there exists at most one $i \in \mathbb{N}$ for which there exists a $w \in \{0, 1\}^*$ such that $\sigma(i) \neq w$ and $p(\sigma) \neq p((\sigma : i \mapsto w))$,

(b) there exists at most one $i \in \mathbb{N}$ for which $\sigma(i) \neq q(\sigma)(i)$,

(c) if there exists an $i \in \mathbb{N}$ for which there exists a $w \in \{0, 1\}^*$ such that $\sigma(i) \neq w$ and $p(\sigma) \neq p((\sigma : i \mapsto w))$ and there exists an $i \in \mathbb{N}$ for which $\sigma(i) \neq q(\sigma)(i)$, then there exists an $i \in \mathbb{N}$ for which there exists a $w \in \{0, 1\}^*$ such that $\sigma(i) \neq w$ and $p(\sigma) \neq p((\sigma : i \mapsto w))$ and $\sigma(i) \neq q(\sigma)(i)$.

We write $\mathcal{A}_{ram}$ for this set. Each basic RAM instruction leads to carrying out an operation on a RAM memory when the instruction is executed. The intuition is basically that carrying out the operation modifies the content of a single register of the RAM memory and produces the value 0 or 1 as reply depending on the content of this register. More precisely, the execution of a basic RAM instruction $p/q$ has the following effects:

- if the RAM memory state is $\sigma$ when the execution of $p/q$ starts, then the reply produced on termination of the execution of $p/q$ is $p(\sigma)$;
- if the RAM memory state is $\sigma$ when the execution of $p/q$ starts, then the RAM memory state is $q(\sigma)$ when the execution of $p/q$ terminates.

Condition (a) expresses that a basic RAM instruction does not produce a reply that depends on the content of more than one register. Condition (b) expresses that a basic RAM instruction does not modify the content of more than one register. Condition (c) expresses that a basic RAM instruction produces a reply that depends on the content of a register and modifies the content of a register only if the former register is the same as the latter register.

A function from $\Sigma_{rm}$ to $\{0, 1\}$ for which condition (a) trivially holds is the function $1$ defined by $1(\sigma) = 1$. A function from $\Sigma_{rm}$ to $\Sigma_{rm}$ for
which condition (b) trivially holds is the function $i$ defined by $i(\sigma) = \sigma$. From Section 9, only basic RAM instruction of the forms $1/q$ and $p/i$ are considered.

We write $[\text{PGA/BTA}^\infty](A_{\text{ram}})$ for $\text{PGA/BTA}^\infty$ with $A$ instantiated by $A_{\text{ram}}$.

6 Interaction of Threads with RAM Memories

If instructions from $A_{\text{ram}}$ are taken as basic instructions, a PGA instruction sequence under execution may interact with the memory of a RAM. In line with this kind of interaction, a thread may perform a basic action basically for the purpose of changing the memory state of a RAM or receiving a reply that depends on the memory state of a RAM. In this section, we introduce related constants and operators.

We extend $\text{PGA/BTA}^\infty(A_{\text{ram}})$ with the sort $\text{RM}$ of $\text{RAM memories}$, the following operators:

- for each $\sigma \in \Sigma_{\text{rm}} \cup \{\ast\}$, the $\text{RAM memory}$ constant $\text{rm}(\sigma) : \rightarrow \text{RM}$;
- the binary $\text{use}$ operator _/_: $T \times \text{RM} \rightarrow T$;
- the binary $\text{apply}$ operator _•_: $T \times \text{RM} \rightarrow \text{RM}$;

and the axioms given in Tables 5.\footnote{We write $t[t'/x]$ for the result of substituting term $t'$ for variable $x$ in term $t$.} In these tables, $p$ stands for an arbitrary function from $\Sigma_{\text{rm}}$ to $\{0, 1\}$, $q$ stands for an arbitrary function from $\Sigma_{\text{rm}}$ to $\Sigma_{\text{rm}}$, $\sigma$ stands for an arbitrary RAM memory state from $\Sigma_{\text{rm}}$, $n$ stands for an arbitrary natural number from $\N$, and $t$ and $t'$ stand for arbitrary terms of sort $\text{RM}$. Moreover, $u$ is assumed to be a variable of sort $\text{RM}$. We use infix notation for the use and apply operators. We write $\text{PGA/BTA}^\infty/\text{RAM}$ for $[\text{PGA/BTA}^\infty](A_{\text{ram}})$ extended with the sort $\text{RM}$, the RAM memory constants, the use operator, the apply operator, and the axioms for these operators.

Axioms U1–U6 and A1–A6 formalize the informal explanation of the use operator and the apply operator given below and in addition stipulate what is the result of use and apply if an inoperative RAM memory is involved (U6 and A6). Axioms U7 and A7 allow for reasoning about infinite threads, and therefore about the behaviour produced by infinite instruction sequences under execution, in the context of use and apply, respectively.
Table 5: Axioms for the use and apply operator

<table>
<thead>
<tr>
<th>Expression</th>
<th>Rule</th>
</tr>
</thead>
<tbody>
<tr>
<td>$S / u = S$</td>
<td>U1</td>
</tr>
<tr>
<td>$D / u = D$</td>
<td>U2</td>
</tr>
<tr>
<td>$(\tau \circ x) / u = \tau \circ (x / u)$</td>
<td>U3</td>
</tr>
<tr>
<td>$(x \leq p/q \geq y) / rm(\sigma) = \tau \circ (x / rm(q(\sigma)))$</td>
<td>U4</td>
</tr>
<tr>
<td>$(x \leq p/q \geq y) / rm(\sigma) = \tau \circ (y / rm(q(\sigma)))$</td>
<td>U5</td>
</tr>
<tr>
<td>$(x \leq p/q \geq y) / rm(\ast) = \tau \circ D$</td>
<td>U6</td>
</tr>
<tr>
<td>$\pi_n(x / u) = \pi_n(x) / u$</td>
<td>U7</td>
</tr>
<tr>
<td>$S \bullet u = u$</td>
<td>A1</td>
</tr>
<tr>
<td>$D \bullet u = rm(\ast)$</td>
<td>A2</td>
</tr>
<tr>
<td>$(\tau \circ x) \bullet u = \tau \circ (x \bullet u)$</td>
<td>A3</td>
</tr>
<tr>
<td>$(x \leq p/q \geq y) \bullet rm(\sigma) = x \bullet rm(q(\sigma))$</td>
<td>A4</td>
</tr>
<tr>
<td>$(x \leq p/q \geq y) \bullet rm(\sigma) = y \bullet rm(q(\sigma))$</td>
<td>A5</td>
</tr>
<tr>
<td>$(x \leq p/q \geq y) \bullet rm(\ast) = rm(\ast)$</td>
<td>A6</td>
</tr>
<tr>
<td>$\bigwedge_{k \geq n} t[\pi_k(x)/z] = t'[\pi_k(y)/z] \Rightarrow t[x/z] = t'[y/z]$</td>
<td>A7</td>
</tr>
</tbody>
</table>

The RAM memory denoted by a closed term of the form $rm(\sigma)$, where $\sigma \in \Sigma_{rm}$, is an operative RAM memory whose state is $\sigma$. The RAM memory denoted by a closed term of the form $rm(\ast)$ is an inoperative RAM memory. An inoperative RAM memory can be viewed as a RAM memory whose state is unavailable. Carrying out an operation on an inoperative RAM memory is impossible.

On interaction between a thread and a RAM memory, the thread affects the RAM memory and the RAM memory affects the thread. The use operator concerns the effects of a RAM memory on a thread and the apply operator concerns the effects of a thread on a RAM memory. The thread denoted by a closed term of the form $t / t'$ and the RAM memory denoted by a closed term of the form $t \bullet t'$ are the thread and RAM memory, respectively, that result from carrying out the operations that go with the basic actions performed by the thread denoted by $t$ on the RAM memory denoted by $t'$. When the operation that goes with a basic action performed by a thread is carried out on a RAM memory, the state of the RAM memory is changed according to the operation concerned and the thread is affected as follows: the basic action turns into the internal action $\tau$ and the two ways to proceed reduce to one on the basis of the reply produced according to the operation concerned. Thus, the internal action $\tau$ is left as a trace of each
basic action that has led to carrying out an operation on the RAM memory.

The following two elimination results for closed PGA/BTA\(^{∞}/RAM\) terms are proved similarly to Theorems 1 and 2 from [14].

**Proposition 2** For all closed PGA/BTA\(^{∞}/RAM\) terms \(t\) of sort \(T\) in which all subterms of sort \(IS\) are repetition-free, there exists a closed \([PGA/BTA^{∞}(A_{ram})]\) term \(t'\) of sort \(T\) such that \(t = t'\) is derivable from the axioms of PGA/BTA\(^{∞}/RAM\).

**Proposition 3** For all closed PGA/BTA\(^{∞}/RAM\) terms \(t\) of sort \(RM\) in which all subterms of sort \(IS\) are repetition-free, there exists a closed \([PGA/BTA^{∞}(A_{ram})]\) term \(t'\) of sort \(RM\) such that \(t = t'\) is derivable from the axioms of PGA/BTA\(^{∞}/RAM\).

### 7 Computing Partial Functions from \((\{0, 1\}^*)^n\) to \(\{0, 1\}^*\)

In this section, we make precise in the setting of the algebraic theory PGA/BTA\(^{∞}/RAM\) what it means that a given instruction sequence computes a given partial function from \((\{0, 1\}^*)^n\) to \(\{0, 1\}^*\) \((n \in \mathbb{N})\).

We use the notation \(f : A \to B\) to indicate that \(f\) is a partial function from \(A\) to \(B\). We write \(\ell(w)\), where \(w \in \{0, 1\}^*\), for the length of \(w\).

Let \(t\) be a closed PGA/BTA\(^{∞}/RAM\) term of sort \(IS\), let \(n \in \mathbb{N}\), let \(F : (\{0, 1\}^*)^n \to \{0, 1\}^*\), and let \(T : \mathbb{N} \to \mathbb{N}\). Then \(t\) computes \(F\) in time \(T\) under the uniform time measure if:

- for all \(w_1, \ldots, w_n \in \{0, 1\}^*\) such that \(F(w_1, \ldots, w_n)\) is defined, there exists a \(\sigma \in \Sigma_{rm}\) such that:
  \[
  |t| \cdot \text{rm}(\sigma : 1 \mapsto w_1, \ldots, n \mapsto w_n) = \text{rm}(\sigma : 0 \mapsto F(w_1, \ldots, w_n));
  \]
  \[
  \text{depth}(|t| / \text{rm}(\sigma : 1 \mapsto w_1, \ldots, n \mapsto w_n)) \leq T(\ell(w_1) + \ldots + \ell(w_n));
  \]

- for all \(w_1, \ldots, w_n \in \{0, 1\}^*\) such that \(F(w_1, \ldots, w_n)\) is undefined:
  \[
  |t| \cdot \text{rm}(\sigma : 1 \mapsto w_1, \ldots, n \mapsto w_n) = \text{rm}(\ast).
  \]

We say that \(t\) computes \(F\) if there exists a \(T : \mathbb{N} \to \mathbb{N}\) such that \(t\) computes \(F\) in time \(T\) under the uniform time measure.
With the above definition, we can establish whether an instruction sequence of the kind considered in PGA/BTA$^\infty$/RAM computes a given partial function from $(\{0,1\}^*)^n$ to $\{0,1\}^*$ ($n \in \mathbb{N}$) mainly by equational reasoning using the axioms of PGA/BTA$^\infty$/RAM. The axioms for the apply operator given in Table 5, i.e. axioms A1–A7, are instrumental in that.

The setting provided by PGA/BTA$^\infty$/RAM is more general than the setting provided by any known version of the RAM model of computation. PGA/BTA$^\infty$/RAM is not suitable as a model of computation itself, but virtually all known versions of the RAM model of computation can be dealt with by imposing restrictions on the set of basic RAM instructions ($A_{\text{ram}}$). Investigations of issues in areas such as computational complexity and analysis of algorithms require restriction to instructions that are found to be sufficiently primitive. Without any restriction on $A_{\text{ram}}$, we even have that, for each computable $F : (\{0,1\}^*)^n \to \{0,1\}^*$, there exists a closed PGA/BTA$^\infty$/RAM term $t$ of sort $\text{IS}$ such that $t$ computes $F$ in one step.

Restriction of the set of basic RAM instructions to instructions, with both direct and indirect addressing of registers, to carry out addition by one on natural numbers, to carry out comparisons of natural numbers on equal to and greater than, and to copy natural numbers (identifying bit strings with the natural numbers that they represent) gives rise to the version of the RAM model of computation known as the successor RAM model. The basic instructions of a successor RAM are clearly very primitive, but as a consequence of that a successor RAM is not a very realistic idealization of a real computer. In Section 8, we present a set of basic RAM instructions that yields a much more realistic idealization of a real computer.

Whatever version of the RAM model of computation is obtained by restriction of the set of basic RAM instructions considered in PGA/BTA$^\infty$/RAM, it is an idealization of a real computer in the sense that its memory offers an unbounded number of registers that can contain a bit string of arbitrary length instead of a bounded number of registers that can only contain a bit string of a fixed length.

8 Basic Instructions for More or Less Realistic RAMs

In this section, we introduce a set of basic RAM instructions that give rise to a version of the RAM model of computation that is a fairly realistic idealization of a real computer.
In general, the execution of an instruction by a real computer changes the memory state of the computer by carrying out a certain operation on the contents of certain registers and changing the content of a certain register into the result of this. We use a special notation reflecting this for the restricted set of basic RAM instructions with which a fairly realistic idealization of a real computer is obtained. This restricted set of basic RAM instructions consists of all basic RAM instructions that have one of the following forms in the special notation:

\[
\text{binop}: s_1:s_2:d \text{ or } \text{unop}: s_1:d \text{ or } \text{cmpop}: s_1:s_2,
\]

where

- \( \text{binop} \in \{\text{add}, \text{sub}, \text{mul}, \text{div}, \text{and}, \text{or}, \text{xor}\} \),
- \( \text{unop} \in \{\text{not}, \text{shl}, \text{shr}, \text{rol}, \text{ror}, \text{mov}\} \),
- \( \text{cmpop} \in \{\text{eq}, \text{gt}\} \).

and

- \( s_1 \) has one of the following forms: \( #i \) or \( i \) or \( @i \), where \( i \in \mathbb{N} \),
- \( s_2 \) has one of the following forms: \( #i \) or \( i \) or \( @i \), where \( i \in \mathbb{N} \),
- \( d \) has one of the following forms: \( i \) or \( @i \), where \( i \in \mathbb{N} \),

We write \( A_{\text{ram}}^\text{sr} \) for this set of basic RAM instructions. Moreover, we write \( \text{Src} \) for the set \( \{#i \mid i \in \mathbb{N}\} \cup \mathbb{N} \cup \{@i \mid i \in \mathbb{N}\} \), \( \text{Dst} \) for the set \( \mathbb{N} \cup \{@i \mid i \in \mathbb{N}\} \), and \( C_{\text{ram}}^\text{sr} \) for the set \( \{\text{cmpop}: s_1:s_2 \mid \text{cmpop} \in \{\text{eq}, \text{gt}\} \land s_1, s_2 \in \text{Src}\} \).

The following is a preliminary explanation of basic RAM instructions of the different forms:

- on execution of an instruction of the form \( \text{binop}: s_1:s_2:d \), the binary operation named \( \text{binop} \) is carried out on the values given by \( s_1 \) and \( s_2 \) and the content of the register given by \( d \) is changed into the result of this;

- on execution of an instruction of the form \( \text{unop}: s_1:d \), the unary operation named \( \text{unop} \) is carried out on the value given by \( s_1 \) and the content of the register given by \( d \) is changed into the result of this;

- on execution of an instruction of the form \( \text{cmpop}: s_1:s_2 \), the comparison operation named \( \text{cmpop} \) is carried out on the values given by \( s_1 \) and \( s_2 \) and the result of this is produced as reply.
For each of the basic RAM instructions from $A_{\text{ram}}^r$, each operand of the operation to be carried out on its execution is given in one the following three ways:

- **immediate**: it is the shortest bit string representing the natural number $i$ if $s$ is of the form $\#i$;
- **direct addressing**: it is the content of the register with number $i$ if $s$ is of the form $i$;
- **indirect addressing**: it is the content of the register whose number is represented by the content of the register with number $i$ if $s$ is of the form $@i$.

Except for the comparison instructions, the result of the operation concerned becomes the content of a register in one the following two ways:

- **direct addressing**: it becomes the content of the register with number $i$ if $d$ is of the form $i$;
- **indirect addressing**: it becomes the content of the register whose number is represented by the content of the register with number $i$ if $d$ is of the form $@i$.

As mentioned above, in the case of comparison instructions, the result of the operation concerned becomes the reply produced.

The following kinds of instructions are included in $A_{\text{ram}}^r$:

- **arithmetic** instructions ($\text{add}, \text{sub}, \text{mul}, \text{div}$) for carrying out operations that model arithmetic operations on natural numbers with respect to their binary representation by bit strings;
- **logical** instructions ($\text{and}, \text{or}, \text{xor}, \text{not}$) for carrying out bitwise logical operations on bit strings;
- **shift/rotate** instructions ($\text{shl}, \text{shr}, \text{rol}, \text{ror}$) for carrying out bit shift and rotate operations on bit strings;
- **data transfer** instructions ($\text{mov}$) for copying bit strings;
- **comparison** instructions ($\text{eq}, \text{gt}$) for carrying out comparison operations on bit strings.
Data transfer instructions can be interpreted as instructions for carrying out the identity operation on bit strings.

Virtually all common general-purpose instructions of real computers are essentially variants of the basic RAM instructions from $A_{\text{ram}}$. Therefore, we believe that $A_{\text{ram}}$ yields a version of the RAM model of computation that is a fairly realistic idealization of a real computer.

Above, a special notation is used for the basic RAM instructions from the set $A_{\text{ram}}$. In order to use the version of the RAM model of computation with this set of basic RAM instructions in the setting of PGA/BTA$^\infty$/RAM, the special notation must be related to the notation used in that setting.

9 More or Less Realistic RAM Instructions and PGA/BTA$^\infty$/RAM

In this section, we relate the special notation for basic RAM instructions used in Section 8 to the notation used in the setting of PGA/BTA$^\infty$/RAM.

We start with defining auxiliary functions for conversion between natural numbers and bit strings and evaluation of the elements of $\text{Src}$ and $\text{Dst}$.

We write $-\,$ for proper subtraction of natural numbers. We write $\div$ for zero-totalized Euclidean division of natural numbers, i.e. Euclidean division made total by imposing that division by zero yields zero (like in meadows, see e.g. [16, 5]). We use juxtaposition for concatenation of bit strings.

The natural to bit string function $b : \mathbb{N} \to \{0, 1\}^*$ is recursively defined as follows:

$$b(b) = b$$

$$b(n) = (n \mod 2) b(n \div 2) \text{ if } n > 1$$

and the bit string to natural function $n : \{0, 1\}^* \to \mathbb{N}$ is recursively defined as follows:

$$n(\epsilon) = 0$$

$$n(bw) = 2 \cdot n(w) + b.$$  

These definitions tell us that, when viewed as the binary representation of a natural number, the first bit of a bit string is considered the least significant bit. Results of applying $b$ have no leading zeros, but the operand of $n$ may have leading zeros. Thus, we have that $n(b(n)) = n$ and $b(n(w)) = w'$, where $w'$ is $w$ without leading zeros.

For each $\sigma \in \Sigma_{\text{rm}}$, the src-valuation in $\sigma$ function $v_\sigma : \text{Src} \to \{0, 1\}^*$ is defined as follows:
These definitions tell us that, if the operands of the operations \(\wedge\), \(\cdot\), and \(\div\) may have leading zeros, results of applying these operations have no leading zeros.

We define the operations on bit strings that the operation names add, sub, mul, and div refer to as follows:

\[
\begin{align*}
+ & : \{0, 1\}^* \times \{0, 1\}^* \rightarrow \{0, 1\}^* : w_1 + w_2 = b(n(w_1) + n(w_2)); \\
\div & : \{0, 1\}^* \times \{0, 1\}^* \rightarrow \{0, 1\}^* : w_1 \div w_2 = b(n(w_1) \div n(w_2)); \\
\cdot & : \{0, 1\}^* \times \{0, 1\}^* \rightarrow \{0, 1\}^* : w_1 \cdot w_2 = b(n(w_1) \cdot n(w_2)); \\
\times & : \{0, 1\}^* \times \{0, 1\}^* \rightarrow \{0, 1\}^* : w_1 \times w_2 = b(n(w_1) \cdot n(w_2)).
\end{align*}
\]

These definitions tell us that, although the operands of the operations +, \(\div\), \(\cdot\), and \(\div\) may have leading zeros, results of applying these operations have no leading zeros.

We define the operations on bit strings that the operation names and, or, xor, and not refer to recursively as follows:

\[
\begin{align*}
\wedge & : \{0, 1\}^* \times \{0, 1\}^* \rightarrow \{0, 1\}^* : \epsilon \wedge \epsilon = \epsilon, \; \epsilon \wedge (bw) = 0(\epsilon \wedge w), \\
(bw) \wedge \epsilon & = 0(w \wedge \epsilon), \; (b_1 w_1) \wedge (b_2 w_2) = (b_1 \wedge b_2)(w_1 \wedge w_2); \\
\vee & : \{0, 1\}^* \times \{0, 1\}^* \rightarrow \{0, 1\}^* : \epsilon \vee \epsilon = \epsilon, \; \epsilon \vee (bw) = b(\epsilon \vee w), \\
(bw) \vee \epsilon & = b(w \vee \epsilon), \; (b_1 w_1) \vee (b_2 w_2) = (b_1 \vee b_2)(w_1 \vee w_2); \\
\oplus & : \{0, 1\}^* \times \{0, 1\}^* \rightarrow \{0, 1\}^* : \epsilon \oplus \epsilon = \epsilon, \; \epsilon \oplus (bw) = b(\epsilon \oplus w), \\
(bw) \oplus \epsilon & = b(w \oplus \epsilon), \; (b_1 w_1) \oplus (b_2 w_2) = (b_1 \oplus b_2)(w_1 \oplus w_2); \\
\neg & : \{0, 1\}^* \rightarrow \{0, 1\}^* : \neg \epsilon = \epsilon, \; \neg(bw) = (\neg b)(\neg w).
\end{align*}
\]

These definitions tell us that, if the operands of the operations \(\wedge\), \(\vee\), and \(\oplus\) do not have the same length, sufficient leading zeros are assumed to exist. Moreover, results of applying these operations and results of applying \(\neg\) can have leading zeros.

We define the operations on bit strings that the operation names shl, shr, rol, and ror refer to as follows:

\[
\begin{align*}
\ll & : \{0, 1\}^* \rightarrow \{0, 1\}^* : \ll \epsilon = \epsilon, \; \ll(bw) = 0bw; \\
\gg & : \{0, 1\}^* \rightarrow \{0, 1\}^* : \gg \epsilon = \epsilon, \; \gg(bw) = w; \\
\lll & : \{0, 1\}^* \rightarrow \{0, 1\}^* : \lll \epsilon = \epsilon, \; \lll(wb) = bw; \\
\ggg & : \{0, 1\}^* \rightarrow \{0, 1\}^* : \ggg \epsilon = \epsilon, \; \ggg(bw) = wb.
\end{align*}
\]
These definitions tell us that results of applying the operations $\ll$, $\gg$, $\triangleleft$, and $\triangleright$ can have leading zeros. We have that $n(\ll w) = n(w) \cdot 2$ and $n(\gg w) = n(w) \div 2$.

Now, we are ready to relate the special notation for basic RAM instructions used in Section 8 to the notation used in the setting of PGA/BTA$^\infty$/RAM:

\begin{itemize}
  \item \textbf{add}: $s_1:s_2:d$ stands for $1/q$ where $q(\sigma) = (\sigma : r_\sigma(d) \mapsto v_\sigma(s_1) + v_\sigma(s_2))$;
  \item \textbf{sub}: $s_1:s_2:d$ stands for $1/q$ where $q(\sigma) = (\sigma : r_\sigma(d) \mapsto v_\sigma(s_1) - v_\sigma(s_2))$;
  \item \textbf{mul}: $s_1:s_2:d$ stands for $1/q$ where $q(\sigma) = (\sigma : r_\sigma(d) \mapsto v_\sigma(s_1) \cdot v_\sigma(s_2))$;
  \item \textbf{div}: $s_1:s_2:d$ stands for $1/q$ where $q(\sigma) = (\sigma : r_\sigma(d) \mapsto v_\sigma(s_1) \div v_\sigma(s_2))$;
  \item \textbf{and}: $s_1:s_2:d$ stands for $1/q$ where $q(\sigma) = (\sigma : r_\sigma(d) \mapsto v_\sigma(s_1) \& v_\sigma(s_2))$;
  \item \textbf{or}: $s_1:s_2:d$ stands for $1/q$ where $q(\sigma) = (\sigma : r_\sigma(d) \mapsto v_\sigma(s_1) \lor v_\sigma(s_2))$;
  \item \textbf{xor}: $s_1:s_2:d$ stands for $1/q$ where $q(\sigma) = (\sigma : r_\sigma(d) \mapsto v_\sigma(s_1) \oplus v_\sigma(s_2))$;
  \item \textbf{not}: $s_1:d$ stands for $1/q$ where $q(\sigma) = (\sigma : r_\sigma(d) \mapsto \neg v_\sigma(s_1))$;
  \item \textbf{shl}: $s_1:d$ stands for $1/q$ where $q(\sigma) = (\sigma : r_\sigma(d) \mapsto v_\sigma(s_1))$;
  \item \textbf{shr}: $s_1:d$ stands for $1/q$ where $q(\sigma) = (\sigma : r_\sigma(d) \mapsto v_\sigma(s_1))$;
  \item \textbf{rol}: $s_1:d$ stands for $1/q$ where $q(\sigma) = (\sigma : r_\sigma(d) \mapsto v_\sigma(s_1))$;
  \item \textbf{ror}: $s_1:d$ stands for $1/q$ where $q(\sigma) = (\sigma : r_\sigma(d) \mapsto v_\sigma(s_1))$;
  \item \textbf{mov}: $s_1:d$ stands for $1/q$ where $q(\sigma) = (\sigma : r_\sigma(d) \mapsto v_\sigma(s_1))$;
  \item \textbf{eq}: $s_1:s_2$ stands for $p/i$ where $p(\sigma) = 1$ iff $n(v_\sigma(s_1)) = n(v_\sigma(s_2))$;
  \item \textbf{gt}: $s_1:s_2$ stands for $p/i$ where $p(\sigma) = 1$ iff $n(v_\sigma(s_1)) > n(v_\sigma(s_2))$.
\end{itemize}

10 Semi-Realistic RAM Programs

In this section, we introduce a version of the RAM model of computation that is intended to be a more or less realistic idealization of a real computer. This version is obtained by restriction of the set of basic RAM instructions considered in PGA/BTA$^\infty$/RAM.

A semi-realistic RAM program, called an SRRAM program for short, is a closed PGA/BTA$^\infty$/RAM term of sort $\textbf{IS}$ that is of the form $(t_1; \ldots; t_n)\omega$, where...
where each $t_i$ has one of the following forms:

- $a$ where $a \in A_{\text{sram}} \setminus C_{\text{sram}}$;
- $+a;\#l$ where $a \in C_{\text{sram}}$ and $l \in \mathbb{N}$;
- $\#l$ where $l \in \mathbb{N}$;
- $!$.

In the SRRAM model of computation, machines, called SRRAMs, consist of an SRRAM program together with a RAM memory on which it operates during execution.

A standard RAM program is an SRRAM program in which only addition instructions, subtraction instructions, data transfer instructions, and comparison instructions occur (cf. [19]). A successor RAM program is an SRRAM program in which only addition instructions of the form $\text{add}:s_1;\#1:d$, data transfer instructions, and comparison instructions occur (cf. [30]).

The following theorem is a result concerning the computational power of SRRAM programs.

**Theorem 1** For each $F : (\{0,1\}^*)^n \rightarrow \{0,1\}^*$, there exists an SRRAM program $P$ such that $P$ computes $F$ iff $F$ is Turing-computable.

**Proof:** The SRRAM model of computation is essentially the same as the MBRAM model of computation from [31] extended with shift/rotate instructions. It follows directly from simulation results mentioned in [31] (part (5) of Theorem 2.4, part (1) of Theorem 2.5, and part (3) of Theorem 2.6) that each MBRAM can be simulated by a Turing machine and vice versa. Because each Turing machine can be simulated by a MBRAM, we immediate have that each Turing machine can be simulated by an SRRAM. It is easy to see that the shift/rotate instructions can be simulated by a Turing machine. From this and the fact that each MBRAM can be simulated by a Turing machine, it follows that each SRRAM can be simulated by a Turing machine as well. Hence, each SRRAM is Turing equivalent to a Turing machine. From this, the theorem follows immediately. ∎

Below, we write $\text{POLY}$ for $\{T \mid T : \mathbb{N} \rightarrow \mathbb{N} \land T \text{ is a polynomial function}\}$.

The following theorem is a result relating the complexity class $\text{PSPACE}$ to the functions from $\{0,1\}^*$ to $\{0,1\}$ that can be computed by an SRRAM program in polynomial time.
Theorem 2 For each \( F : \{0,1\}^* \rightarrow \{0,1\} \), there exist an SRRAM program \( P \) and a \( T \in \text{POLY} \) such that \( P \) computes \( F \) in time \( T \) under the uniform time measure iff \( F \in \text{PSPACE} \).

Proof: The SRRAM model of computation is essentially the same as the MRAM model of computation from [24] extended with division and shift/rotate instructions. We know from the main result of that paper that, for each \( F : \{0,1\}^* \rightarrow \{0,1\} \), there even exists an SRRAM program \( P \) in which division and shift/rotate instructions do not occur and a \( T \in \text{POLY} \) such that \( P \) computes \( F \) in time \( T \) under the uniform time measure iff \( F \in \text{PSPACE} \).

Theorem 2 tell us that all decision problems that belong to \( \text{PSPACE} \) can be solved by means of a SRRAM program in polynomial time. This means that it is highly questionable whether the SRRAM model of computation is a reasonable model of computation. However, it can be made a reasonable model by switching from the uniform time measure to another time measure. Such a time measure is introduced in Section 11.

The proof of Theorem 2 reveals that the theorem still holds if division and shift/rotate instructions are excluded from the SRRAM programs. It turns out that we get another result if multiplication instructions are excluded as well.

Theorem 3 For each \( F : \{0,1\}^* \rightarrow \{0,1\} \), there exist an SRRAM program \( P \) in which multiplication, division, and shift/rotate instructions do not occur and a \( T \in \text{POLY} \) such that \( P \) computes \( F \) in time \( T \) under the uniform time measure iff \( F \in \text{P} \).

Proof: The model of computation obtained by excluding multiplication, division, and shift/rotate instructions from the SRRAM programs is the standard RAM model of computation extended with logical instructions. From Theorem 2 in [19], we know that time complexity on standard RAMs under the uniform time measure and time complexity on multi-tape Turing machines are polynomially related. It is easy to see that the logical instructions can be simulated by a multi-tape Turing machine in linear time. Hence, the time complexities remain polynomially related if the standard RAM model is extended with logical instructions. From this, the theorem follows immediately.
11 A Bit-Oriented Time Measure for SRRAM Programs

In this section, we introduce a time measure for the SRRAM model of computation that has its origin in the idea that the time that it takes to execute an instruction on an SRRAM should be based on the number of steps that a multi-tape Turing machine with input alphabet \( \{0,1\} \) needs to simulate the instruction. The choice has been made to make use of well-known upper bounds, but lesser upper bounds could have been used instead.

We write \( C_T \) for the set of all closed PGA/BTA/\( \infty \)/RAM terms of sort \( T \).

We define a family \( c \) of partial non-uniform cost functions \( c_\sigma : C_T \to \mathbb{N} \), one for each \( \sigma \in \Sigma_{\text{ram}} \), recursively as follows:

\[
c_\sigma(S) = 0 ,
\]
\[
c_\sigma(t \leq p/q \geq t') = c_\sigma(p/q) + c_{q(\sigma)}(t) \quad \text{if } p(\sigma) = 1 ,
\]
\[
c_\sigma(t \leq p/q \geq t') = c_\sigma(p/q) + c_{q(\sigma)}(t') \quad \text{if } p(\sigma) = 0 ,
\]

where the family of partial functions \( c_\sigma : A_{\text{ram}} \to \mathbb{N} \) (defined for all basic RAM instructions from \( A_{\text{ram}} \)), one for each \( \sigma \in \Sigma_{\text{ram}} \), is defined as follows:

\[
c_\sigma(\text{binop}:s_1:s_2:d) = \max\{c_\sigma(s_1), c_\sigma(s_2)\} + c'_\sigma(d) \quad \text{if } \text{binop} \notin \{\text{mul, div}\} ,
\]
\[
c_\sigma(\text{binop}:s_1:s_2:d) = c_\sigma(s_1) \cdot c_\sigma(s_2) + c'_\sigma(d) \quad \text{if } \text{binop} \in \{\text{mul, div}\} ,
\]
\[
c_\sigma(\text{unop}:s_1:d) = c_\sigma(s_1) + c'_\sigma(d) ,
\]
\[
c_\sigma(\text{cmpop}:s_1:s_2) = \max\{c_\sigma(s_1), c_\sigma(s_2)\} ,
\]

where the family of total functions \( c_\sigma : Src \to \mathbb{N} \), one for each \( \sigma \in \Sigma_{\text{ram}} \), is defined as follows:\(^6\)

\[
c_\sigma(\#i) = \ell(b(i)) ,
\]
\[
c_\sigma(i) = \ell(b(i)) + \ell(v_\sigma(i)) ,
\]
\[
c_\sigma(@i) = \ell(b(i)) + \ell(v_\sigma(i)) + \ell(v_\sigma(n(v_\sigma(i))))
\]

and the family of total functions \( c'_\sigma : Dst \to \mathbb{N} \), one for each \( \sigma \in \Sigma_{\text{ram}} \), is defined as follows:

\[
c'_\sigma(i) = \ell(b(i)) ,
\]
\[
c'_\sigma(@i) = \ell(b(i)) + \ell(v_\sigma(i)) .
\]

\(^6\)Recall that \( \ell(w) \), where \( w \in \{0,1\}^* \), stands for the length of \( w \).
Let $t$ be a closed PGA/BTA$^\infty$/RAM term of sort $\text{IS}$, let $n \in \mathbb{N}$, let $F : (\{0,1\}^*)^n \rightarrow \{0,1\}^*$, and let $T : \mathbb{N} \rightarrow \mathbb{N}$. Then $t$ computes $F$ in time $T$ under the bit-oriented time measure if:

- for all $w_1, \ldots, w_n \in \{0,1\}^*$ such that $F(w_1, \ldots, w_n)$ is defined, there exist a $\sigma \in \Sigma_{\text{ram}}$ such that:

\[
|t| \cdot \text{rm}((\sigma : 1 \mapsto w_1, \ldots, n \mapsto w_n)) = \text{rm}((\sigma : 0 \mapsto F(w_1, \ldots, w_n))) ,
\]

\[
c_{(\sigma : 1 \mapsto w_1, \ldots, n \mapsto w_n)}(|t|) \leq T(\ell(w_1) + \ldots + \ell(w_n)) ;
\]

- for all $w_1, \ldots, w_n \in \{0,1\}^*$ such that $F(w_1, \ldots, w_n)$ is undefined:

\[
|t| \cdot \text{rm}((\sigma : 1 \mapsto w_1, \ldots, n \mapsto w_n)) = \text{rm}(*) .
\]

Fine-tuning this definition boils down to adapting the definition of the family of partial functions $c_{\sigma} : A_{\text{ram}} \rightarrow \mathbb{N}$.

The parts of Theorem 2 from [19] that concern standard RAMs under the logarithmic time measure hold also for SRRAMs under the bit-oriented time measure.

**Theorem 4** For each $F : (\{0,1\}^*)^n \rightarrow \{0,1\}^*$:

(a) if there exist an SRRAM program $P$ and a $T : \mathbb{N} \rightarrow \mathbb{N}$ such that $P$ computes $F$ in time $T$ under the bit-oriented time measure, then there exists a multi-tape Turing machine $M$ such that $M$ computes $F$ in time $O(T^2)$;

(b) if there exist a multi-tape Turing machine $M$ and a $T : \mathbb{N} \rightarrow \mathbb{N}$ such that $M$ computes $F$ in time $T$, then there exists an SRRAM program $P$ such that $P$ computes $F$ in time $O(T \cdot \log_2(T))$ under the bit-oriented time measure.

**Proof:** In the proof of (a), one of the working tapes of $M$ is considered to hold a representation of the state of the RAM memory on which $P$ operates during execution. A RAM memory state is represented on this working tape by a string over the alphabet $\{0,1,\epsilon\}$ that belongs to the set defined by the regular expression $(\epsilon \cup (0+1)(0+1)*)\cup (0+1)(0+1)^*$. The working tape content $\epsilon \cup w_1 \cup w_1' \ldots \cup w_n \cup w_n'$ represents the RAM memory state $(\sigma : n(w_1) \mapsto w_1', \ldots, n(w_n) \mapsto w_n')$.

Take arbitrary $\sigma \in \Sigma_{\text{ram}}$ and $i \in \mathbb{N}$, and let $w = b(i)$ and $w' = v_\sigma(i)$. Then $\epsilon \cup w \cup w'$ occurs in the representation of $\sigma$ iff $\sigma(i) \neq \epsilon$. Moreover,
\( \ell(\underline{\underline{w}}w\underline{w}') = \ell(b(i)) + \ell(\nu_\sigma(i)) \). From this and the definition of the function \( c_\sigma : A_{\text{ram}} \rightarrow \mathbb{N} \), it follows readily that, if \( u \in A_{\text{ram}}^{\text{sr}} \) and \( u \) is of the form 
\begin{align*}
\text{binop:} & s_1:s_2:i, \\
\text{unop:} & s_1:i, \\
\text{binop:} & s_1:s_2:@j \text{ or } \text{unop:} s_1:@j,
\end{align*}
where \( \nu_\sigma(j) = i \), then \( \ell(\underline{\underline{w}}w\underline{w}') \) is bounded by a constant times \( c_\sigma(u) \). From this and the fact that \( P \) computes \( F \) in time \( T \) under the bit-oriented time measure, it follows immediately that the length of the representation of \( \sigma \) on the work tape is bounded by \( O(T) \). This means that searching the working tape for the entry of a register takes at most \( O(T) \) steps. Since \( c_\sigma(u) \geq 1 \) for all instructions \( u \in A_{\text{ram}}^{\text{sr}} \), at most \( O(T) \) instructions are executed. Because each instruction \( u \in A_{\text{ram}}^{\text{sr}} \) involves a constant number of searches for register entries on the working tape, this means that the total number of steps spent on searching the working tape for the entries of registers is bounded by \( O(T^2) \).

The functions \( c_\sigma : A_{\text{ram}} \rightarrow \mathbb{N} \) are defined such that, in the case that \( P \) computes \( F \) in time \( T \) under the bit-oriented time measure, the total number of steps that a multi-tape Turing machine needs to compute \( F \), not counting the steps spent on searching the working tape for the entries of registers, is bounded by \( O(T) \). Because the total number of steps spent on searching the working tape for the entries of registers is bounded by \( O(T^2) \), this means that the total number of steps that a multi-tape Turing machine needs to compute \( F \) is bounded by \( O(T^2) \).

In the proof of (b), \( M \) is assumed to have \( k \) tapes. The state of the RAM memory on which \( P \) operates during execution is considered to represent the contents of the \( k \) tapes of \( M \) as follows: the content of the \( i \)th cell on the \( j \)th tape is the content of the register with number \( k \cdot i + j + c \), where \( c \) is the number of auxiliary registers that \( P \) needs to simulate Turing machine steps. The auxiliary registers include \( k \) registers for the positions of the \( k \) tape heads. \( P \) can read out or alter the cells under the \( k \) tape heads by means of indirect addressing through these position-holding registers.

It follows immediately from the definition of the functions \( c_\sigma : A_{\text{ram}} \rightarrow \mathbb{N} \) that, under the bit oriented time measure, the time that an SRRAM program needs per Turing machine step is a constant plus the time spent on accessing the registers that contain the contents of the cells under the tape heads. In the case that \( M \) computes \( F \) in time \( T \), the number of cells \( M \) can move tape heads away from the starting position is bounded by \( T \). From this, the fact that an SRRAM program uses indirect addressing to access the registers that contain the contents of the cells under the tape heads, and the fact that \( \ell(b(i)) = \lceil \log_2(i) \rceil + 1 \) if \( i > 0 \), it follows immediately that the time it takes an SRRAM program computing \( F \) to access these farthest tape cells
is bounded by $O(\log_2(T))$. Because each step of $M$ involves accessing the
cells under its tape heads, this means that the time that a SRRAM program
needs to compute $F$ is bounded by $O(T \cdot \log_2(T))$.

The approaches to the proofs of the two parts of Theorem 4 have been
inspired by the proofs of the corresponding parts of Theorem 2 from [19].

The following corollary of Theorem 4 is a counterpart of Theorem 3.

**Corollary 1** For each $F : (\{0,1\}^*)^n \rightarrow \{0,1\}$, there exist an SRRAM pro-
gram $P$ and a $T \in \text{POLY}$ such that $P$ computes $F$ in time $T$ under the
bit-oriented time measure iff $F \in \text{P}$.

### 12 A Bit-Oriented Space Measure for SRRAM Programs

In this section, we introduce for the sake of completeness a bit-oriented
space measure for the SRRAM model of computation. This space measure
originates from [31].

Let $t$ be a closed PGA/BTA$^{\infty}$/RAM term of sort $\text{IS}$, let $n \in \mathbb{N}$, let
$F : (\{0,1\}^*)^n \rightarrow \{0,1\}^*$, and let $S : \mathbb{N} \rightarrow \mathbb{N}$. Then $t$ computes $F$ in space $S$
if $t$ computes $F$ and, for all $w_1, \ldots, w_n \in \{0,1\}^*$ such that $F(w_1, \ldots, w_n)$
is defined, for some $m \in \mathbb{N}_1$, there exist closed PGA/BTA$^{\infty}$/RAM terms
$t_1, \ldots, t_m$ of sort $\text{T}$ and RAM memory states $\sigma_1, \ldots, \sigma_m$ such that:

- $t_1 = |t|$;
- $t_m = S$;
- $\sigma_1(i) = \epsilon$ for all $i \in \mathbb{N}$ with $i \not\in \{1, \ldots, n\}$;
- $\sigma_j(i) = w_i$ for all $i \in \{1, \ldots, n\}$ and $j \in \{1, \ldots, m\}$;
- $\sigma_m(0) = F(w_1, \ldots, w_n)$;
- for all $j \in \{1, \ldots, m\}$, $t_j \bullet \text{rm}(\sigma_j) = t_{j+1} \bullet \text{rm}(\sigma_{j+1})$ is a closed substi-
tution instance of an instance of axiom schema A4 or A5;
- $\max\{\sum_{i \in \mathbb{N}\setminus\{1, \ldots, n\}} (\ell(i) + \ell(\sigma_j(i))) \mid j \in \{1, \ldots, m\}\} \leq S(\ell(w_1) + \ldots + \ell(w_n))$. 
The pairs \((t_j, \sigma_j)\), for \(j \in \{1, \ldots, m\}\), can be looked upon as SRRAM configurations and the sequence \((t_1, \sigma_1) \ldots (t_m, \sigma_m)\) can be looked upon as a SRRAM computation. Instead of introducing off-line SRRAMs, we require that during computations the contents of the input registers are never changed.

In the above definition space is essentially measured following the third method mentioned in [31], using the function \(size_b\) from that paper as size function. By this space measure, it is guaranteed that space complexity on SRRAMs and space complexity on multi-tape Turing machines are related by a constant factor.

13 Discussion on the Bit-Oriented Time Measure

In the field of computational complexity, a model of computation is considered a reasonable sequential model of computation if time complexity on its machines and time complexity on multi-tape Turing machines are polynomially related and space complexity on its machines and space complexity on multi-tape Turing machines are related by a constant factor (cf. the Invariance Thesis in [31]). This makes the complexity classes that represent the fundamental concepts of computational complexity, i.e. L, NL, P, NP, PSPACE, NPSPACE, EXP, NEXP, EXPSPACE, NEXPSPACE, machine-independent insofar as reasonable sequential models of computation are concerned.

The logarithmic time measure has been introduced in all but the simplest known versions of the RAM model of computation to obtain a reasonable model. However, it is questionable whether the logarithmic time measure is the most natural time measure. It takes the lengths of the bit strings involved in the execution of an instruction into account, but not the operation involved. The logarithmic time measure works in the case of the known versions of the RAM model of computation only because the operations involved can always be simulated by a multi-tape Turing machine in polynomial time.

The bit-oriented time measure introduced in this paper takes both the operation and the lengths of the bit strings involved in the execution of an instruction into account. Thereby, the bit-oriented time measure actually takes the total number of operations on bits involved in the execution of an instruction into account. This property is arguably the best justification of a time measure intended to make the time measures of different models of computation comparable.
With \(\{0,1\}\) as input alphabet, a version of the Turing machine model of computation supports operations on bits more directly than most other well-known models of computation. This has been an important reason to consider in this paper the times that it takes to carry out the operations on bits in the setting of a version of the Turing machine model. Another important reason has been that the complexity classes that represent the fundamental concepts of computational complexity were initially introduced and studied in the setting of the multi-tape Turing machine model.

The extended logarithmic time measure introduced in [20] also takes the total number of operations on bits involved in the execution of an instruction into account, but, there, the choice is made to consider the times that it takes to carry out the operations on bits in the setting of the successor RAM model. This is the most primitive version of the RAM model and supports operations on bits equally directly as multi-tape Turing machine model. The approach of [20] may be advantageous if one is interested in relating complexity results based on other versions of the RAM model to complexity results based on the successor RAM model, but is disadvantageous if one is interested in relating complexity results based on versions of the RAM model to complexity results based on the multi-tape Turing machine model.

The idea behind the bit-oriented time measure from this paper is that the time that it takes to execute an instruction on an SRRAM should be based on the number of steps that a multi-tape Turing machine with input alphabet \(\{0,1\}\) needs to simulate the instruction. Moreover, the choice has been made to use well-known polynomial upper bounds. By producing the bit-oriented measure in this way for programs of RAMs of a kind obtained by restricting the set of basic RAM instructions of PGA/BTA\(\infty\)/RAM in another way than for SRRAM programs, it is guaranteed that Theorem 4 holds for these programs as well. Examination of the proof of that theorem teaches us that it depends only on the use of upper bounds for the number of steps that a multi-tape Turing machine with input alphabet \(\{0,1\}\) needs to simulate the instructions that may occur in the programs.

14 Concluding Remarks

We have presented an instantiation of a parameterized algebraic theory of single-pass instruction sequences, the behaviours produced by such instruction sequences under execution, and the interaction between such behaviours and components of an execution environment for instruction sequences. In
the instantiation concerned, RAM memories are taken as the components of an execution environment, instructions for a RAM are taken as basic instructions, and an execution environment consists of only one component. Because we have opted for the most general instantiation, all instructions that do not read out or alter more than one register from the RAM memory are taken as basic instructions.

The presentation of the instantiation has been set up in such a way that the introduction of services, the generic kind of execution-environment components from the parameterized theory, is circumvented. In [13], the presentation of another instantiation of the same parameterized theory has been set up in the same way. The distinguishing feature of this way of presenting an instantiation of the parameterized theory is that it yields a less involved presentation than the way adopted in earlier work based on an instantiation of this parameterized theory.

We have provided evidence for the claim that the presented algebraic theory provides a setting for the development of theory in areas such as computational complexity and analysis of algorithms that is more general than the setting provided by some known version of the RAM model of computation. We have among other things shown that a relatively unknown, but realistic, version of the RAM model can be dealt with in the setting concerned by imposing apposite restrictions. For this model, an alternative to the usual time measures for versions of the RAM model, called the bit-oriented time measure has been introduced.

Related to the introduction of the bit-oriented time measure is the choice for registers that contain bit strings instead of natural numbers. Whereas it is usual in versions of the RAM model of computation that bit strings are represented by natural numbers, here natural numbers are represented by bit strings. Moreover, the choice has been made to represent the natural number 0 by the bit string 0 and to adopt the empty bit string as the register content that indicates that a register is (as yet) unused. Therefore, we have, as in most other versions of the RAM model, \( \ell(0) = 1 \) and \( \ell(i+1) = \left\lfloor \log_2 (i+1) \right\rfloor + 1 \) if \( \ell \) on natural numbers is simply defined by \( \ell(i) = \ell(b(i)) \) (as before \( \ell(w) \), where \( w \in \{0,1\}^* \), stands for the length of \( w \)).

The closed terms of the presented algebraic theory that are used as RAM programs can be considered to constitute a programming language of which the syntax and semantics is defined following an algebraic approach. However, this approach is more operational than the usual algebraic approach, which is among other things followed in [17, 18, 23]. The more operational
approach is advantageous in the case of a language that is used to investigate
issues in the areas of computational complexity and analysis of algorithms.

The work presented in this paper is among other things concerned
with formalization in the areas of computational complexity and analysis of
algorithms. To the best of my knowledge, very little work has been done in
this area. Three notable exceptions are [27, 34, 2]. However, those papers
are concerned with formalization in a theorem prover (HOL4, Isabelle/HOL,
Matita) and focussed on some version of the Turing machine model of
computation. This makes it impracticable to compare the work presented in
those papers with the work presented here.

The contributions of this paper to the work on models of computation
rely heavily on [19, 24]. A variant of the bit-oriented time measure has been
proposed in [20].

This paper introduces a setting for the development of theory in areas
such as computational complexity and analysis of algorithms using virtually
any version of the RAM model of computation. This setting is an instantia-
tion of a parametrized algebraic theory. Several other models of computation
can be covered by other instantiations of this theory. The instantiation for
the Turing machine model of computation is described in [14]. However,
the theory concerned is not general enough to cover parallel models of com-
putation. An interesting option for future work is to study how it can be
extended to a theory that covers parallel models of computation.

Acknowledgement
I thank two anonymous referees for carefully reading a preliminary version
of this paper, for suggesting improvements of the presentation of the paper,
and for drawing attention to several typing errors.

References

and Analysis of Computer Algorithms. Addison-Wesley Series in Com-
puter Science and Information Processing. Addison-Wesley Publishing

Turing machines. Theoretical Computer Science, 603:23–42, 2015. doi:


[24] Juris Hartmanis and Janos Simon. On the power of multiplication in
random access machines. In 15th Annual Symposium on Switching and

[25] Cornelsis A. Middelburg. Instruction sequences as a theme in computer
science, 2021. URL: https://instructionsequence.wordpress.com

[26] Bernard M. E. Moret. Theory of Computation. Addison-Wesley-

van Eekelen, Herman Geuvers, Julien Schmaltz, and Freek Wiedijk, edi-
tors, Second International Conference on Interactive Theorem Proving,
(ITP 2011), volume 6898 of Lecture Notes in Computer Science, pages

[28] Christos H. Papadimitriou. Computational Complexity. Addison-Wesley,
1994.

[29] Donald Sannella and Andrzej Tarlecki. Foundations of Algebraic Spec-
ification and Formal Software Development. Monographs in Theo-
10.1007/978-3-642-17336-3.

Hermann A. Maurer, editor, 6th Colloquium on Automata, Languages
and Programming, volume 71 of Lecture Notes in Computer Science,

[31] Peter van Emde Boas. Machine models and simulations. In Jan van
Leeuwen, editor, Algorithms and Complexity, Handbook of Theoretical
B978-0-444-88071-0.50006-0.

[32] Rob J. van Glabbeek and Frits W. Vaandrager. Modular specification of
doi:10.1016/0304-3975(93)90006-F.

[33] Martin Wirsing. Algebraic specification. In Jan van Leeuwen, editor,
Formal Models and Semantics, Handbook of Theoretical Computer
B978-0-444-88074-1.50018-4.