Instruction sequence expressions for the Karatsuba multiplication algorithm
Bergstra, J.A.; Middelburg, C.A.

Citation for published version (APA):
Instruction Sequence Expressions for the Karatsuba Multiplication Algorithm

J.A. Bergstra and C.A. Middelburg

Informatics Institute, Faculty of Science, University of Amsterdam,
Science Park 904, 1098 XH Amsterdam, the Netherlands
J.A.Bergstra@uva.nl, C.A.Middelburg@uva.nl

Abstract. The Karatsuba multiplication algorithm is an algorithm for computing the product of two natural numbers represented in the binary number system. This means that the algorithm actually computes a function on bit strings. The restriction of this function to bit strings of any given length can be computed according to the Karatsuba multiplication algorithm by a finite instruction sequence that contains only instructions to set and get the content of Boolean registers, forward jump instructions, and a termination instruction. We describe the instruction sequences concerned for the restrictions to bit strings of the different lengths by uniform terms from an algebraic theory.

Keywords: single-pass instruction sequence, bit string, Karatsuba multiplication algorithm, long multiplication algorithm.


1 Introduction

The Karatsuba multiplication algorithm [12,13] was devised by Karatsuba in 1962 to disprove the conjecture made by Kolmogorov that any algorithm to compute the product of two natural numbers represented in the binary number system has time complexity \( \Omega(n^2) \). Shortly afterwards, this divide-and-conquer algorithm was generalized by Toom and Cook [9,15]. Later, asymptotically faster multiplication algorithms, based on fast Fourier transforms, were devised by Schönhage and Strassen [14] and Füre [10]. To our knowledge, except for the Schönhage-Strassen algorithm, only informal (natural language or pseudo code) descriptions of these multiplication algorithms are available. In this paper, we provide a mathematically precise alternative to the informal descriptions of the Karatsuba multiplication algorithm, using terms from an algebraic theory of single-pass instruction sequences introduced in [1].

It is customary that computing practitioners phrase their explanations of issues concerning programs from an empirical perspective such as the perspective that a program is in essence an instruction sequence. An attempt to approach the semantics of programming languages from this perspective is made in [1]. The groundwork for the approach is an algebraic theory of single-pass instruction sequences, called program algebra, and an algebraic theory of mathematical
objects that represent the behaviours produced by instruction sequences under execution, called basic thread algebra.\(^1\) As a continuation of this work on an approach to programming language semantics, (a) the notion of an instruction sequence was subjected to systematic and precise analysis using the groundwork laid earlier and (b) selected issues relating to well-known subjects from the theory of computation and the area of computer architecture were rigorously investigated thinking in terms of instruction sequences (see e.g. \([2,3,5,8]\)).

The general aim of all the work referred to above is to bring instruction sequences as a theme in computer science better into the picture. This is the general aim of the work presented in the current paper as well. Different from usual in the work referred to above, but as in the recent work presented in \([7]\), the accent is this time on a practical problem. The practical problem is to devise instruction sequences that compute the product of two natural numbers represented in the binary number system according to the Karatsuba multiplication algorithm. As in the work referred to above, the work presented in the current paper is carried out in the setting of program algebra.

This paper is organized as follows. First, we survey program algebra and the particular fragment and instantiation of it that is used in this paper (Section 2) and sketch the Karatsuba multiplication algorithm (Section 3). Next, we describe how we deal with \(n\)-bit words by means of Boolean registers (Section 4) and how we compute the basic and derived operations on \(n\)-bit words that are used in the Karatsuba multiplication algorithm (Section 5). Then, we give the description of instruction sequences that compute the product of two natural numbers represented in the binary number system according to the Karatsuba multiplication algorithm (Section 6). Finally, we make some concluding remarks (Section 7).

The preliminaries to the work presented in this paper are the same as the preliminaries to the work presented in \([7]\), which are in turn a selection from the preliminaries to the work presented in \([6]\). For this reason, there is some text overlap with those papers. The preliminaries concern program algebra. We only give a brief summary of program algebra. A comprehensive introduction, including examples, can among other things be found in \([4]\).

## 2 Program Algebra

In this section, we present a brief outline of PGA (ProGram Algebra) and the particular fragment and instantiation of it that is used in the remainder of this paper. A mathematically precise treatment can be found in \([6]\).

The starting-point of PGA is the simple and appealing perception of a sequential program as a single-pass instruction sequence, i.e. a finite or infinite sequence of instructions of which each instruction is executed at most once and can be dropped after it has been executed or jumped over.

\(^1\) In \([1]\), basic thread algebra is introduced under the name basic polarized process algebra.
It is assumed that a fixed but arbitrary set \( A \) of basic instructions has been given. The intuition is that the execution of a basic instruction may modify a state and produces a reply at its completion. The possible replies are 0 and 1. The actual reply is generally state-dependent. Therefore, successive executions of the same basic instruction may produce different replies. The set \( A \) is the basis for the set of instructions that may occur in the instruction sequences considered in PGA. The elements of the latter set are called primitive instructions. There are five kinds of primitive instructions, which are listed below:

- for each \( a \in A \), a plain basic instruction \( a \);
- for each \( a \in A \), a positive test instruction \( +a \);
- for each \( a \in A \), a negative test instruction \( -a \);
- for each \( l \in \mathbb{N} \), a forward jump instruction \( \#l \);
- a termination instruction \( ! \).

We write \( I \) for the set of all primitive instructions.

On execution of an instruction sequence, these primitive instructions have the following effects:

- the effect of a positive test instruction \( +a \) is that basic instruction \( a \) is executed and execution proceeds with the next primitive instruction if 1 is produced and otherwise the next primitive instruction is skipped and execution proceeds with the primitive instruction following the skipped one — if there is no primitive instruction to proceed with, inaction occurs;
- the effect of a negative test instruction \( -a \) is the same as the effect of \( +a \), but with the role of the value produced reversed;
- the effect of a plain basic instruction \( a \) is the same as the effect of \( +a \), but execution always proceeds as if 1 is produced;
- the effect of a forward jump instruction \( \#l \) is that execution proceeds with the \( l \)th next primitive instruction of the instruction sequence concerned — if \( l \) equals 0 or there is no primitive instruction to proceed with, inaction occurs;
- the effect of the termination instruction \( ! \) is that execution terminates.

To build terms, PGA has a constant for each primitive instruction and two operators. These operators are: the binary concatenation operator \( ; \) and the unary repetition operator \( \omega \). We use the notation \( \gamma_{i=0}^{n} P_i \), where \( P_0, \ldots, P_n \) are PGA terms, for the PGA term \( P_0; \ldots; P_n \).

The instruction sequences that concern us in the remainder of this paper are the finite ones, i.e. the ones that can be denoted by closed PGA terms in which the repetition operator does not occur. Moreover, the basic instructions that concern us are instructions to set and get the content of Boolean registers. More precisely, we take the set

\[
\{ \text{in: } i.\text{get} \mid i \in \mathbb{N}^+ \} \cup \{ \text{out: } i.\text{set}:b \mid i \in \mathbb{N}^+ \land b \in \{0,1\} \}
\cup \{ \text{aux: } i.\text{get} \mid i \in \mathbb{N}^+ \} \cup \{ \text{aux: } i.\text{set}:b \mid i \in \mathbb{N}^+ \land b \in \{0,1\} \}
\]

as the set \( \mathcal{A} \) of basic instructions.

Each basic instruction consists of two parts separated by a dot. The part on the left-hand side of the dot plays the role of the name of a Boolean register and
the part on the right-hand side of the dot plays the role of a command to be carried out on the named Boolean register. For each \( i \in \mathbb{N}^+ \):

- \( \text{in}:i \) serves as the name of the Boolean register that is used as \( i \)th input register in instruction sequences;
- \( \text{out}:i \) serves as the name of the Boolean register that is used as \( i \)th output register in instruction sequences;
- \( \text{aux}:i \) serves as the name of the Boolean register that is used as \( i \)th auxiliary register in instruction sequences.

On execution of a basic instruction, the commands have the following effects:

- the effect of \( \text{get} \) is that nothing changes and the reply is the content of the named Boolean register;
- the effect of \( \text{set}:0 \) is that the content of the named Boolean register becomes 0 and the reply is 0;
- the effect of \( \text{set}:1 \) is that the content of the named Boolean register becomes 1 and the reply is 1.

Let \( n, m \in \mathbb{N} \), let \( f : \{0, 1\}^n \rightarrow \{0, 1\}^m \), and let \( X \) be a finite instruction sequence that can be denoted by a closed PGA term in the case that \( \mathfrak{A} \) is taken as specified above. Then \( X \) computes \( f \) if there exists a \( k \in \mathbb{N} \) such that for all \( b_1, \ldots, b_n \in \{0, 1\} \):

\[
\text{if } X \text{ is executed in an environment with } n \text{ input registers, } m \text{ output registers, and } k \text{ auxiliary registers, the content of the input registers with names } \text{in}:1, \ldots, \text{in}:n \text{ are } b_1, \ldots, b_n \text{ when execution starts, and the content of the output registers with names } \text{out}:1, \ldots, \text{out}:m \text{ are } b'_1, \ldots, b'_m \text{ when execution terminates, then } f(b_1, \ldots, b_n) = b'_1, \ldots, b'_m.
\]

### 3 Sketch of the Karatsuba Multiplication Algorithm

Suppose that \( x \) and \( y \) are two natural numbers with a binary representation of \( n \) bits. As a first step toward multiplying \( x \) and \( y \), split each of these representations into a left part of length \( \lfloor n/2 \rfloor \) and a right part of length \( \lceil n/2 \rceil \). Let us say that the left and right part of the representation of \( x \) represent natural numbers \( x_L \) and \( x_R \) and the left and right part of the representation of \( y \) represent natural numbers \( y_L \) and \( y_R \). It is obvious that \( x = 2^{\lfloor n/2 \rfloor} \cdot x_L + x_R \) and \( y = 2^{\lceil n/2 \rceil} \cdot y_L + y_R \). From this it follows immediately that

\[
x \cdot y = 2^{\lfloor n/2 \rfloor} \cdot (x_L \cdot y_L) + 2^{\lceil n/2 \rceil} \cdot (x_L \cdot y_R + x_R \cdot y_L) + x_R \cdot y_R.
\]

In addition to this, it is known that

\[
x_L \cdot y_R + x_R \cdot y_L = (x_L + x_R) \cdot (y_L + y_R) - x_L \cdot y_L - x_R \cdot y_R.
\]

Moreover, it is easy to see that multiplications by powers of 2 are merely bit shifts on the binary representation of the natural numbers involved. All this means that, on the binary representations of \( x \) and \( y \), the multiplication \( x \cdot y \) can be
replaced by three multiplications: \( x_L \cdot y_L, x_R \cdot y_R, \) and \( (x_L + x_R) \cdot (y_L + y_R) \). These three multiplications concern natural numbers with binary representations of length \( \lfloor n/2 \rfloor, \lceil n/2 \rceil, \) and \( \lceil n/2 \rceil + 1 \), respectively. For each of these multiplications it holds that, if the binary representation length concerned is greater than 3, the multiplication can be replaced by three multiplications of natural numbers with binary representations of even shorter length.

The Karatsuba multiplication algorithm is the algorithm that computes the product of two natural numbers represented in the binary number system by dividing the computation into the computation of three products as indicated above and doing so recursively until it not any more leads to products of natural numbers with binary representations of further reduced length. The remaining products are usually computed according to the standard multiplication algorithm, which is known as the long multiplication algorithm.

Both the Karatsuba multiplication algorithm and the long multiplication algorithm can actually be applied to natural numbers represented in the binary number system as well as natural numbers represented in the decimal number system. The long multiplication algorithm is the multiplication algorithm that is taught in schools for computing the product of natural numbers represented in the decimal number system. It is known that the long multiplication algorithm has uniform time complexity \( \Theta(n^2) \) and the the Karatsuba multiplication algorithm has uniform time complexity \( \Theta(n^{\log_2(3)}) = \Theta(n^{1.5849...}) \), so the Karatsuba multiplication algorithm is asymptotically faster than the long multiplication algorithm.

4 Dealing with \( n \)-Bit Words

This section is concerned with dealing with bit strings of length \( n \) by means of Boolean registers. It contains definitions which facilitate the description of instruction sequences that compute the product of two natural numbers represented in the binary number system according to the Karatsuba multiplication algorithm. In the sequel, bit strings of length \( n \) will mostly be called \( n \)-bit words. The prefix “\( n \)-bit” is left out if \( n \) is irrelevant or clear from the context.

It is assumed that a fixed but arbitrary positive natural number \( N \) has been given. The Karatsuba multiplication algorithm actually computes a function on bit strings. In Section 6 we will give a description of an instruction sequence that computes the restriction of the function concerned to bit strings of a fixed but arbitrary length according to this algorithm. \( N \) is taken as this fixed but arbitrary length.

Let \( \kappa:i \) \((\kappa \in \{\text{in}, \text{out}, \text{aux}\}, i \in \mathbb{N}^+\) be the name of a Boolean register. Then \( \kappa \) and \( i \) are called the kind and number of the Boolean register. Successive Boolean registers are Boolean registers of the same kind with successive numbers. Words are stored by means of Boolean registers such that the successive bits of a stored word are the content of successive Boolean registers.

Henceforth, the name of a Boolean register will mostly be used to refer to the Boolean register in which the least significant bit of a word is stored. Let \( \kappa:i \)
and $\kappa: i$ and $\kappa': i'$ be the names of Boolean registers and let $n \in \mathbb{N}^+$. Then we say that $\kappa: i$ and $\kappa': i'$ lead to partially coinciding $n$-bit words if $k = k'$ and $|i - i'| < n$.

The words that represent the two natural numbers whose product is to be computed are stored in advance of the whole computation in input registers, starting with the input register with number 1. It is convenient to have available the names $I_1$ and $I_2$ for the input registers in which the least significant bit of these words are stored. The word that represents the product is stored before the end of the whole computation in output registers, starting with the output register with number 1. It is convenient to have available the name $O$ for the output register in which the least significant bit of this word is stored. The words that represent the intermediate values that are computed are temporarily stored during the whole computation in auxiliary registers, starting with the auxiliary register with number 1.

Because the product of two natural numbers will be computed by recursively computing products of smaller natural numbers, it is convenient to have available, for sufficiently many natural numbers $i$, the names $I_i$, $I_{i}$ and $O_i$ for the auxiliary registers in which the least significant bit of the representations of smaller natural numbers and their product are stored. Because at each level of recursion, except the last level, the computation of a product involves the computation of three products at the next level, it is convenient to have available, for sufficiently many natural numbers $i$, the names $P_i$, $P_i^1$ and $P_i^3$ for the auxiliary registers in which the least significant bit of the representation of these products are stored.

It is also convenient to have available the names $t_1$, $t_2$, $T_1$, $T_2$ for the auxiliary registers in which the least significant bit of words that represent the intermediate values that are computed, other than the ones mentioned in the previous paragraph, are stored. Moreover, it is convenient to have available the name $c$ for the auxiliary register that contains the carry bit that is repeatedly stored when computing the addition operation.

Therefore, we define:

- $I_1 \triangleq \text{in:1}$,
- $I_2 \triangleq \text{in:}k$ where $k = N + 1$,
- $O \triangleq \text{out:1}$,
- $c \triangleq \text{aux:1}$,
- $t_1 \triangleq \text{aux:2}$,
- $t_2 \triangleq \text{aux:k}$ where $k = 2 \cdot N + 2$,
- $T_1 \triangleq \text{aux:k}$ where $k = 4 \cdot N + 2$,
- $T_2 \triangleq \text{aux:k}$ where $k = 6 \cdot N + 2$.

\footnote{The auxiliary registers with names $t_1$ and $t_2$ are reserved for the least significant bit of intermediate values that arise when computing one of the derived operations on bit strings introduced in Section.}
The proposition above tells us that the maximum level of recursion that can be reached is \( \lceil \log_2(N - 2) \rceil \). So there are \( \lceil \log_2(N - 2) \rceil + 1 \) possible levels of recursion (viz. 0, \( \ldots \), \( \lceil \log_2(N - 2) \rceil \)). This means that there are sufficiently many natural numbers \( i \) for which the names \( I_1, I_2, O^i, P^i_1, P^i_2, \) and \( P^i_3 \) have been introduced above. In Section 6 we will use the names \( I_1, I_2, O^i, P^i_1, P^i_2, \) and \( P^i_3 \) at the level of recursion \( \lceil \log_2(N - 2) \rceil - i \).

5 Computing Operations on \( n \)-Bit Words

This section is concerned with computing operations on bit strings of length \( n \). It contains definitions which facilitate the description of instruction sequences that compute the product of two natural numbers represented in the binary number system according to the Karatsuba multiplication algorithm.

In this section, we will write \( \beta \beta' \), where \( \beta \) and \( \beta' \) are bit strings, for the concatenation of \( \beta \) and \( \beta' \). In other words, we will use juxtaposition for concatenation. Moreover, we will use the bit string notation \( b^n \). For \( n > 0 \), the bit string \( b^n \), where \( b \in \{0, 1\} \), is defined by induction on \( n \) as follows: \( b^1 = b \) and \( b^{n+1} = bb^n \).

The basic operations on words that are relevant to the Karatsuba multiplication algorithm are bitwise negation, shift left \( m \) positions (\( 0 < m < n \)) and addition on \( n \)-bit words (\( 0 < n \leq N \)). For these operations, we define parameterized instruction sequences computing them in case the parameters are properly
instruction sequences for transferring

\( \overline{\text{n}} \)
instantiated (see below):

\[
\begin{align*}
\text{NOT}_n(s;k;d;l) & \triangleq \\
& \gamma_{i=0}^{n-1} (+s;k+i.g; \#2 ; -d:l+i.set;1 ; d:l+i.set;0) ,
\end{align*}
\]

\( \text{SHL}_n(s;k;d;l) \triangleq \\
\gamma_{i=0}^{n-1-m} (+s;k+n-1-m-i.g; \#2 ; +d:l+n-1-i.set;0 ; d:l+n-1-i.set;1) ,
\]

\( \gamma_{i=0}^{m-1} (d:l+m-1-i.set;0) ,
\]

\[
\begin{align*}
\text{ADD}_n(s_1:k_1,s_2:k_2,d;l) & \triangleq \\
c.set;0 ; \\
\gamma_{i=0}^{n-1} (+s_1:k_1+i.g; \#4 ; +s_2:k_2+i.g; \#7 ; \#9 ; +s_2:k_2+i.g; \#10 ; \\
+c.g; \#10 ; \#16 ; +c.g; \#7 ; \#13 ; +c.g; \#11 ; \#9 ; +c.g; \#4 ; \\
d:l+i.set;0 ; c.set;1 ; \#6 ; d:l+i.set;1 ; c.set;1 ; \#3 ; \\
+d:d+i.set;0 ; d:l+i.set;1) ,
\end{align*}
\]

where \( s, s_1, s_2 \) range over \( \{\text{in}, \text{aux}\} \), \( d \) ranges over \( \{\text{aux}, \text{out}\} \), and \( k, k_1, k_2, l \) range over \( \mathbb{N}^+ \). For each of these parameterized instruction sequences, all but the last parameter correspond to the operands of the operation concerned and the last parameter corresponds to the result of the operation concerned. The intended operations are computed provided that the instantiation of the last parameter and the instantiation of none of the other parameters lead to partially coinciding \( n \)-bit words. In this paper, this condition will always be satisfied.

Transferring \( n \)-bit words \((0 < n \leq N)\) is also relevant to the Karatsuba multiplication algorithm. For this, we define parameterized instruction sequences as well. By one the successive bits in a constant \( n \)-bit word become the content of \( n \) successive Boolean registers and by the other the successive bits in a \( n \)-bit word that are the content of \( n \) successive Boolean registers become the content of \( n \) other successive Boolean registers:

\[
\begin{align*}
\text{SET}_n(b_0 \ldots b_{n-1},d;l) & \triangleq \\
\gamma_{i=0}^{n-1} (d:l+i.set;b_i) ,
\end{align*}
\]

\[
\begin{align*}
\text{MOV}_n(s;k,d;l) & \triangleq \\
\gamma_{i=0}^{n-1} (+s;k+i.g; \#2 ; +d:l+i.set;0 ; d:l+i.set;1) ,
\end{align*}
\]

where \( b_0, \ldots, b_{n-1} \) range over \( \{0,1\} \), \( s \) ranges over \( \{\text{in}, \text{aux}\} \), \( d \) ranges over \( \{\text{aux}, \text{out}\} \), and \( k,l \) range over \( \mathbb{N}^+ \). In the case of \( \text{MOV}_n \), the intended transfer is performed provided that the instantiation of the last parameter and the instantiation of the first parameter do not lead to partially coinciding \( n \)-bit words. In this paper, this condition will always be satisfied.

For convenience’s sake, we define some special cases of the parameterized instruction sequences for transferring \( n \)-bit words \((0 < m < n)\):

\[
\begin{align*}
\text{ZPAD}_n^{(m)}(d;l) & \triangleq \text{SET}_{n-m}(0^{n-m},d;l+m) ,
\end{align*}
\]

\[
\begin{align*}
\text{MVH}_n^{(m)}(s;k,d;l) & \triangleq \text{MOV}_m(s;k+(n-m),d;l) ,
\end{align*}
\]

\[
\begin{align*}
\text{MVL}_n^{(m)}(s;k,d;l) & \triangleq \text{MOV}_m(s;k,d;l) ,
\end{align*}
\]
where \( s \) ranges over \( \{\text{in, aux}\} \), \( d \) ranges over \( \{\text{aux, out}\} \), and \( k, l \) range over \( \mathbb{N}^+ \). 
\( ZPAD_n^m \) is meant for turning a stored \( m \)-bit word into a stored \( n \)-bit word by zero padding. \( MVH_n^m \) and \( MVL_n^m \) are meant for transferring only the \( m \) most significant bits and the \( m \) least significant bits, respectively, of a stored \( n \)-bit word.

The Karatsuba multiplication algorithm as usually described involves subtraction and multiplication on \( n \)-bit words (\( 0 < n \leq N \) for subtraction and \( 0 < n \leq 3 \) for multiplication). For these operations, which can be defined in terms of the above-mentioned basic operations, we also define parameterized instruction sequences computing them:

\[
\begin{align*}
SUB_n(s_1;k_1, s_2;k_2, d;l) & \equiv
SET_n(10^{n-1}, t_1) ; NOT_n(s_2;k_2, t_2) ; ADD_n(t_1, t_2, t_2) ; ADD_n(s_1;k_1, t_1, d;l)
\end{align*}
\]

\[
\begin{align*}
MUL_n(s_1;k_1, s_2;k_2, d;l) & \equiv
MOV_n(s_1;k_1, t_1) ; ZPAD_n^m(t_1) ; SET_2n(0^{2n}, t_2);
\end{align*}
\]

\[
\begin{align*}
\cdot n-1 & -s_2;k_2+i & . \text{get} ; \# l_i ; ADD_{n+i+1}(t_1, t_2, t_2) ; SHA_{n+i+1}(t_1) ;
MOV_2n(t_2, d;l)
\end{align*}
\]

where \( l_i = \text{len}(ADD_{n+i+1}(t_1, t_2, t_2)) + 1 \), where \( s_1, s_2 \) range over \( \{\text{in, aux}\} \), \( d \) ranges over \( \{\text{aux, out}\} \), and \( k_1, k_2, l \) range over \( \mathbb{N}^+ \). In the case of \( MUL_n \), the product is computed according to the long multiplication algorithm. The additions are done on the fly and the shifts are restricted to one position by shifting the result of all preceding shifts.

The calculation of the lengths of the parameterized instruction sequences defined above is a matter of simple additions and multiplications. The lengths of these instruction sequences are as follows:

\[
\begin{align*}
\text{len}(\text{NOT}_n(s;k, d;l)) & = 4 \cdot n, \\
\text{len}(\text{SHI}_n^m(s;k, d;l)) & = 4 \cdot n - 3 \cdot m, \\
\text{len}(\text{ADD}_n(s_1;k_1, s_2;k_2, d;l)) & = 26 \cdot n + 1, \\
\text{len}(\text{SET}_n(b_0 \ldots b_{n-1}, d;l)) & = n, \\
\text{len}(\text{MOV}_n(s;k, d;l)) & = 4 \cdot n, \\
\text{len}(\text{SUB}_n(s_1;k_1, s_2;k_2, d;l)) & = 57 \cdot n + 2, \\
\text{len}(\text{MUL}_n(s_1;k_1, s_2;k_2, d;l)) & = 45 \cdot n^2 + 30 \cdot n, \\
\text{len}(\text{ZPAD}_n^m(d;l)) & = n - m, \\
\text{len}(\text{MVH}_n^m(s;k, d;l)) & = 4 \cdot m, \\
\text{len}(\text{MVL}_n^m(s;k, d;l)) & = 4 \cdot m.
\end{align*}
\]

Note that the instruction sequences defined in this section do compute the intended operations in case of fully coinciding \( n \)-bit words. Slightly shorter instruction sequences are defined for bitwise negation, addition, and transfer of a stored word in [7], but those instruction sequences do not compute the intended operations in case of fully coinciding \( n \)-bit words.
Table 1. Definition of $KMA_n$ $(1 \leq n \leq N)$

<table>
<thead>
<tr>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>$KMA_n = MUL_n(I_1^{\ell(n)}, I_2^{\ell(n)}, O^{\ell(n)})$</td>
</tr>
<tr>
<td>if $n &gt; 3$ then:</td>
</tr>
<tr>
<td>$KMA_n = MVH_n^{[n/2]}(I_1^{\ell(n)}, I_1^{\ell([n/2])}); MVH_n^{[n/2]}(I_2^{\ell(n)}, I_2^{\ell([n/2])}); KMA_{[n/2]}; MOV_{2[n/2]}(O^{\ell([n/2])}, P_1^{\ell(n)}); MVH_n^{[n/2]}(I_1^{\ell(n)}, I_1^{\ell([n/2])}); MVH_n^{[n/2]}(I_2^{\ell(n)}, I_2^{\ell([n/2])}); KMA_{[n/2]}; MOV_{2[n/2]}(O^{\ell([n/2])}, P_2^{\ell(n)}); MVH_n^{[n/2]}(I_1^{\ell(n)}, T_1); ZPAD_{[n/2]+1}(T_1); MVH_n^{[n/2]}(I_2^{\ell(n)}, T_2); ZPAD_{[n/2]+1}(T_2); ADD_{[n/2]+1}(T_1, T_2, I_1^{\ell([n/2]+1)}); MVH_n^{[n/2]}(I_2^{\ell(n)}, T_1); ZPAD_{[n/2]+1}(T_1); MVH_n^{[n/2]}(I_1^{\ell(n)}, T_2); ZPAD_{[n/2]+1}(T_2); ADD_{[n/2]+1}(T_1, T_2, I_2^{\ell([n/2]+1)}); KMA_{[n/2]+1}; MOV_{2([n/2]+1)}(I_1^{\ell([n/2]+1)}, P_1^{\ell(n)}); ZPAD_{2([n/2]+1)}(T_1, P_1^{\ell(n)}); ZPAD_{2([n/2]+1)}(P_1^{\ell(n)}); SUB_{2([n/2]+1)}(P_1^{\ell(n)}, T_1); SUB_{2([n/2]+1)}(T_1, P_1^{\ell(n)}); ZPAD_{2n}^{[n/2]+1}(I_1^{\ell(n)}); ZPAD_{2n}^{[n/2]+1}(I_2^{\ell(n)}); ZPAD_{2n}^{[n/2]+1}(T_1); SHEL_{2n}^{[n/2]}(I_1^{\ell(n)}, T_2); SHEL_{2n}^{[n/2]}(T_1, T_1); ADD_{2n}(T_2, T_1, T_1); ADD_{2n}(T_1, P_2^{\ell(n)}, O^{\ell(n)})$,</td>
</tr>
</tbody>
</table>

where $\ell(m) = \lceil \log_2(m - 2) \rceil$.

6 The Karatsuba Multiplication Algorithm

In this section, we give the description of instruction sequences that compute the product of two natural numbers represented in the binary number system according to the Karatsuba multiplication algorithm using the definitions given in Sections 4 and 5.

For $N \geq 3$, an instruction sequence $KMUL_N$ is uniformly described by

$\text{MO}_N(I_1, I_1^{[\log_2(N-2)]}); \text{MO}_N(I_2, I_2^{[\log_2(N-2)]}); KMA_N; MOV_{2N}(O^{[\log_2(N-2)]}, O);!$, 

where $KMA_n$ is inductively defined in Table 4.
In order to compute the binary representation of the product of two natural numbers with binary representations of length \( n \) by dividing the computation into the computations of the binary representations of three products as required by the Karatsuba multiplication algorithm, the instruction sequence \( KMA_n \) contains the instruction sequences \( KMA_{\lfloor n/2 \rfloor}, KMA_{\lceil n/2 \rceil}, \) and \( KMA_{\lfloor n/2 \rfloor + 1} \). Each of these three instruction sequences is immediately preceded by an instruction sequence that transfers the binary representations of the two natural numbers of which it has to compute the binary representation of their product into the appropriate Boolean registers for the instruction sequence concerned. Moreover, each of these three instruction sequences is immediately followed by an instruction sequence that transfers the binary representation of the product that it has computed into the appropriate Boolean registers for \( KMA_n \). The tail end of \( KMA_n \) completes the computation by performing some operations on the three binary representations of products computed before as required by the Karatsuba multiplication algorithm. For the rest, instruction sequences for zero padding are scattered over \( KMA_n \) where necessary to obtain the locally right length of binary representations of natural numbers.

**Claim.** Assume that \( N \geq 3 \). Then the instruction sequence \( KMUL_N \) computes the function on bit strings of length \( N \) that models the multiplication of two natural numbers less than \( 2^N \) on their representations in the binary number system.

We do not formally prove this claim. If we assume that all parameterized instruction sequences defined in Section 5 compute their intended operations correctly, it is straightforward to prove the claim because the Karatsuba multiplication algorithm is followed precisely in the description of \( KMUL_N \). Making occasionally use of elementary knowledge about the modelling of arithmetic operations on the representations of natural numbers in the binary number system, it is straightforward, but tedious, to prove that all parameterized instruction sequences defined in Section 5 compute their intended operations correctly.

**Fact.** Assume that \( N \geq 3 \). Then:

\[
\begin{align*}
\text{len}(KMUL_N) & \geq 1790 \cdot 3^{\lceil \log_2(N) \rceil} - 1146 \cdot 2^{\lceil \log_2(N) \rceil} - 16 \cdot N - 148, \\
\text{len}(KMUL_N) & < 1504 \cdot 3^{\lfloor \log_2(N-2) \rfloor} - 573 \cdot 2^{\lfloor \log_2(N-2) \rfloor} + 16 \cdot N - 434.
\end{align*}
\]

**Proof.** Because \( \text{len}(KMUL_N) = \text{len}(KMA_N) + 16 \cdot N + 1 \), we have to prove that

\[
\begin{align*}
\text{len}(KMA_N) & \geq 1790 \cdot 3^{\lceil \log_2(N) \rceil} - 1146 \cdot 2^{\lceil \log_2(N) \rceil} - 149, \\
\text{len}(KMA_N) & < 1504 \cdot 3^{\lfloor \log_2(N-2) \rfloor} - 573 \cdot 2^{\lfloor \log_2(N-2) \rfloor} - 435.
\end{align*}
\]

Let \( c_1 = \text{len}(MUL_1), c_2 = \text{len}(MUL_2), c_3 = \text{len}(MUL_3) \), and for each \( n > 3 \), \( c_n = \text{len}(KMA_n) - \text{len}(KMA_{\lfloor n/2 \rfloor}) - \text{len}(KMA_{\lceil n/2 \rceil}) - \text{len}(KMA_{\lfloor n/2 \rfloor + 1}) \). Using the already calculated lengths of the parameterized instruction sequences defined in Section 5 we obtain by simple calculations that \( c_1 = 75, c_2 = 240, c_3 = 495 \), and for each \( n > 3 \), \( c_n = 281 \cdot \lceil n/2 \rceil + 146 \cdot n + 298 \). Let \( c'_0 = c_3, c'_0 = c_3 \), and for each \( m > 0 \), \( c'_m = c_{2m+2} \) and \( c''_m = c_{2m+1} \). In other words, \( c'_0 = 495, c'_0 = 495, \ldots \)
and for each $m > 0$, $c'_m = 573 \cdot 2^{m-1} + 871$ and $c''_m = 573 \cdot 2^m + 298$. Because $|x| = k$ iff $k < x < k + 1$, $|x| = k$ iff $k - 1 < x \leq k$, and $\log_2(x) = y$ iff $x = 2^y$, it is clear that $c_n \leq c'_m$ if $m = \lfloor \log_2(n-2) \rfloor$ and $c_n \geq c''_m$ if $m = \lceil \log_2(n) \rceil - 1$.

Let $M = \lceil \log_2(N - 2) \rceil$, and let $m \leq M$. It follows directly from the proof of the proposition at the end of Section 4 that, for all $n$ such that $m = \lfloor \log_2(n-2) \rfloor$, the deepest level of recursion at which $KMA_n$ occurs is $M - m$. Moreover, it follows directly from the definition of $KMA_n$ that, for all $n > 0$, $KMA_n$ occurs at this level only if $n$ is less than or equal to the greatest $n'$ such that $m = \lfloor \log_2(n'-2) \rfloor$. We also have that $c_n \leq c_{n'}$ if $n \leq n'$, and $c_{n'} \leq c''_m$ if $m = \lfloor \log_2(n'-2) \rfloor$. All this means that $\text{len}(KMA_N) \leq \sum_{i=0}^{M} (c'_i \cdot 3^{M-i})$. In other words, $\text{len}(KMA_N) \leq 495 \cdot 3^M + \sum_{i=1}^{M} ((573 \cdot 2^i - 1) + 871) \cdot 3^{M-i})$. Using elementary properties of sums and the property that $\sum_{i=0}^{k} x^i = (1 - x^{k+1})/(1-x)$, we obtain $495 \cdot 3^M + \sum_{i=1}^{M} ((573 \cdot 2^i - 1) + 871) \cdot 3^{M-i}) = 495 \cdot 3^M + 573 \cdot (3^M - 2^M) + 871 \cdot (3^M - 1/2) < 1504 \cdot 3^M - 573 \cdot 2^M - 435$. Hence, because $M = \lfloor \log_2(N - 2) \rfloor$, $\text{len}(KMA_N) < 1504 \cdot 3^{|\log_2(N-2)|} - 573 \cdot 2^{|\log_2(N-2)|} - 435$.

Let $M' = \lfloor \log_2(N) \rfloor - 1$, and let $m \leq M'$. We can show similarly to above that, for all $n$ such that $m = \lfloor \log_2(n) \rfloor - 1$, the least deep level of recursion at which $KMA_n$ occurs is $M' - m$. Moreover, it follows directly from the definition of $KMA_n$ that, for all $n > 0$, $KMA_n$ occurs at this level only if $n$ is greater than or equal to the least $n'$ such that $m = \lfloor \log_2(n') \rfloor - 1$. We also have that $c_n \geq c_{n'}$ if $n \geq n'$, and $c_{n'} \geq c''_m$ if $m = \lfloor \log_2(n') \rfloor - 1$. All this means that $\text{len}(KMA_N) \geq \sum_{i=0}^{M'} (c''_i \cdot 3^{M'-i})$. In other words, $\text{len}(KMA_N) \geq 495 \cdot 3^M + \sum_{i=1}^{M'} ((573 \cdot 2^i - 1) + 298) \cdot 3^{M'-i})$. Using the same properties of sums as before, we obtain $495 \cdot 3^M + \sum_{i=1}^{M'} ((573 \cdot 2^i + 298) \cdot 3^{M'-i}) = 495 \cdot 3^M + 573 \cdot (2 \cdot (3^M - 2^M)) + 298 \cdot (3^M - 1/2) = 1790 \cdot 3^M - 1146 \cdot 2^M - 149$. Hence, because $M' = \lfloor \log_2(N) \rfloor - 1$, $\text{len}(KMA_N) \geq 1790 \cdot 3^{|\log_2(N)|-1} - 1146 \cdot 2^{|\log_2(N)|-1} - 149$.

For $N \geq 1$, the instruction sequence $LMUL_N$ described by $MUL_N(I_1, I_2, O); !$ computes according to the long multiplication algorithm the function on bit strings of length $N$ that models the multiplication of two natural numbers less than $2^N$ on their representations in the binary number system. We have that $\text{len}(LMUL_N) = 45 \cdot N^2 + 30 \cdot N + 1$. Using the lower estimate and upper estimate for the length of $KMUL_N$ given above, it is easy to check that $KMUL_N$ becomes more efficient than $LMUL_N$ for some $N$ between $2^8$ and $2^{13}$. More accurate bounds are 290 and 7293. However, the latter bounds are not very useful, because it is very possible that the length of both $LMUL_N$ and $KMUL_N$ can be reduced somewhat.

It is obvious that $KMUL_N$ and $LMUL_N$ need the same number of input registers and the same number of output registers. However, the number of auxiliary registers used by $KMUL_N$ is $10 \cdot N \cdot \lfloor \log_2(N - 2) \rfloor + 18 \cdot N + 1$ and the

---

3 A statement from [19], which is cited on many other web pages, is the following: “Karatsuba is usually faster when the multiplicands are longer than 320-640 bits.” To our knowledge, this statement is not justified anywhere.
number of auxiliary registers used by \( LMUL_N \) is only \( 4 \cdot N + 1 \). In the instance that \( N = 2^{13} \), these numbers are 1212417 (which corresponds to ±148K bytes) and 32769 (which corresponds to ±4K bytes), respectively.

7 Concluding Remarks

By means of terms from the algebraic theory of single-pass instruction sequences known as PGA, we have uniformly described, for \( N \geq 3 \), an instruction sequence \( KMUL_N \) that computes according to the Karatsuba multiplication algorithm the product of two natural numbers less than \( 2^N \) represented in the binary number system. Thus, we have provided a mathematically precise alternative to the natural language and pseudo code descriptions of the Karatsuba multiplication algorithm found in mathematics and computer science literature on multiplication algorithms.

We have given a lower estimate and an upper estimate for the length of \( KMUL_N \). From this it follows that, for all \( N \geq 3 \), \( \text{len}(KMUL_N) = \Theta(3^{\log_2(N)}) = \Theta(N^{\log_2(3)}) \). This can be paraphrased as “the non-uniform time complexity of the Karatsuba multiplication algorithm is of the same order as its uniform time complexity”, because it is shown in [6] that, in the case of instruction sequences of the kind that we have dealt with in this paper, instruction sequence length is a computational complexity measure that coincides with the classical non-uniform time complexity measure based on Turing machines that take advice.

We expect that the number of auxiliary registers used by instruction sequence is a computational complexity measure closely related to non-uniform space complexity. An option for future work is investigating the possible role of this complexity measure in devising new multiplication algorithms. The quart square multiplication algorithm has been devised to reduce the non-uniform space complexity of multiplication algorithms based on table look-up for obtaining the product of two natural numbers represented in the binary number system (see e.g. [11]). However, to our knowledge, no multiplication algorithm has been devised to reduce the space complexity of multiplication algorithms other than those based on table look-up.

Acknowledgements

We thank Dimitri Hendriks from the VU University Amsterdam for carefully reading a draft of this paper and for pointing out an error in it.

References