High performance reconfigurable computing with cellular automata

Murtaza, S.

Citation for published version (APA):
## Contents

*Preface*  
1 Introduction  
  1.1 The Road to Parallel Computing  
  1.2 Research Motivation  
  1.3 Thesis Roadmap  
2 Background  
  2.1 Cellular Automata  
  2.2 Reconfigurable Computing  
  2.3 HPC using FPGAs  
  2.4 Related Work  
  2.5 Summary  
3 Performance Modeling of FPGA based CA Implementation  
  3.1 Basic Organisation  
  3.2 FPGA with Multiple On-board Memory Banks  
  3.3 Compute and I/O Bound CA Computations  
  3.4 Summary  
4 I/O Bound CA on FPGA  
  4.1 I/O Bound 2D CA on FPGA  
  4.2 Test Cases  
  4.3 Results  
  4.4 Conclusion and Future Work  
5 Compute Bound CA on FPGA  
  5.1 Compute Bound 2D CA on FPGA  
  5.2 Test Cases  
  5.3 Results  
  5.4 Conclusion and Future Work
# CONTENTS

6 CA on Multiple FPGA Enabled PC 51

6.1 Multiple FPGA Enabled PC ........................................ 52
6.2 Test Cases and Results ............................................. 56
6.3 Conclusion and Future Work ...................................... 61

7 CA on FPGA Enabled PC Cluster 63

7.1 FPGA Enabled PC Cluster ........................................... 63
7.2 Details of the Test Case ............................................. 67
7.3 Performance Results ................................................ 68
7.4 Conclusion and Future Work ...................................... 72

8 CA on Advanced FPGAs 75

8.1 FPGA with 61 PEs ................................................... 75
8.2 3D LBM Performance Prediction ................................ 78
8.3 Summary ............................................................. 81


9.1 A Marriage of Convenience – von Neumann and Moore ........ 84
9.2 The Three Walls ...................................................... 84
9.3 The von Neumann Architecture and Multicore Bond ........... 85
9.4 Exascale Computing .................................................. 86
9.5 Limits of CMOS and Beyond ..................................... 90
9.6 Manycores of Future ............................................... 95

10 Summary and Conclusions 99

Appendix 103

Acronyms and Symbols 107

Bibliography 118

Samenvatting 119

Publications 121