



UvA-DARE (Digital Academic Repository)

High performance reconfigurable computing with cellular automata

Murtaza, S.

Publication date
2010

[Link to publication](#)

Citation for published version (APA):

Murtaza, S. (2010). *High performance reconfigurable computing with cellular automata*.

General rights

It is not permitted to download or to forward/distribute the text or part of it without the consent of the author(s) and/or copyright holder(s), other than for strictly personal, individual use, unless the work is under an open content license (like Creative Commons).

Disclaimer/Complaints regulations

If you believe that digital publication of certain material infringes any of your rights or (privacy) interests, please let the Library know, stating your reasons. In case of a legitimate complaint, the Library will make the material inaccessible and/or remove it from the website. Please Ask the Library: <https://uba.uva.nl/en/contact>, or a letter to: Library of the University of Amsterdam, Secretariat, Singel 425, 1012 WP Amsterdam, The Netherlands. You will be contacted as soon as possible.

Contents

Preface	v
1 Introduction	1
1.1 The Road to Parallel Computing	1
1.2 Research Motivation	2
1.3 Thesis Roadmap	3
2 Background	7
2.1 Cellular Automata	7
2.2 Reconfigurable Computing	14
2.3 HPC using FPGAs	17
2.4 Related Work	19
2.5 Summary	22
3 Performance Modeling of FPGA based CA Implementation	23
3.1 Basic Organisation	24
3.2 FPGA with Multiple On-board Memory Banks	25
3.3 Compute and I/O Bound CA Computations	26
3.4 Summary	31
4 I/O Bound CA on FPGA	33
4.1 I/O Bound 2D CA on FPGA	34
4.2 Test Cases	39
4.3 Results	40
4.4 Conclusion and Future Work	40
5 Compute Bound CA on FPGA	43
5.1 Compute Bound 2D CA on FPGA	44
5.2 Test Cases	46
5.3 Results	47
5.4 Conclusion and Future Work	49

6	CA on Multiple FPGA Enabled PC	51
6.1	Multiple FPGA Enabled PC	52
6.2	Test Cases and Results	56
6.3	Conclusion and Future Work	61
7	CA on FPGA Enabled PC Cluster	63
7.1	FPGA Enabled PC Cluster	63
7.2	Details of the Test Case	67
7.3	Performance Results	68
7.4	Conclusion and Future Work	72
8	CA on Advanced FPGAs	75
8.1	FPGA with 61 PEs	75
8.2	3D LBM Performance Prediction	78
8.3	Summary	81
9	Manycore Paradigm – What, Why and How?	83
9.1	A Marriage of Convenience – von Neumann and Moore	84
9.2	The Three Walls	84
9.3	The von Neumann Architecture and Multicore Bond	85
9.4	Exascale Computing	86
9.5	Limits of CMOS and Beyond	90
9.6	Manycores of Future	95
10	Summary and Conclusions	99
	Appendix	103
	Acronyms and Symbols	107
	Bibliography	118
	Samenvatting	119
	Publications	121